Electronic Components Datasheet Search
  English  ▼

X  

MCP4726 Datasheet(PDF) 8 Page - Microchip Technology

Part # MCP4726
Description  8-/10-/12-Bit Voltage Output Digital-to-Analog Converter with EEPROM and I2C Interface
PDF  86 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

MCP4726 Datasheet(HTML) 8 Page - Microchip Technology

Back Button MCP4726 Datasheet HTML 4Page - Microchip Technology MCP4726 Datasheet HTML 5Page - Microchip Technology MCP4726 Datasheet HTML 6Page - Microchip Technology MCP4726 Datasheet HTML 7Page - Microchip Technology MCP4726 Datasheet HTML 8Page - Microchip Technology MCP4726 Datasheet HTML 9Page - Microchip Technology MCP4726 Datasheet HTML 10Page - Microchip Technology MCP4726 Datasheet HTML 11Page - Microchip Technology MCP4726 Datasheet HTML 12Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 86 page
background image
MCP4706/4716/4726
DS22272A-page 8
© 2011 Microchip Technology Inc.
1.1
I2C Mode Timing Waveforms and Requirements
FIGURE 1-1:
Power-On and Brown-Out Reset Waveforms.
FIGURE 1-2:
I2C Power-Down Command Timing.
TABLE 1-1:
RESET TIMING
Timing Characteristics
Standard Operating Conditions (unless otherwise specified)
Operating Temperature
–40°C
≤ T
A ≤ +125°C (extended)
All parameters apply across the specified operating ranges unless noted.
VDD = +2.7V to 5.5V, 5 kΩ, 10 kΩ, 50 kΩ, 100 kΩ devices.
Typical specifications represent values for VDD = 5.5V, TA = +25°C.
Parameters
Sym
Min
Typ
Max
Units
Conditions
Power Up Reset
Delay
tPORD
60
µs
Monitor ACK bit response to ensure device
responds to command.
Brown Out Reset
Delay
tBORD
—1
µs
VDD transitions from VDD(MIN) → > VPOR
VOUT driven to VOUT disabled
Power Down Disable
Time Delay
TPDD
—2.5
µs
VDD = 5V
PD1:PD0
→ ‘00’ (from ‘01’, ‘10’, or ‘11’),
from falling edge SCL at end of ACK bit.
—5
µs
VDD = 3V
PD1:PD0
→ ‘00’ (from ‘01’, ‘10’, or ‘11’),
from falling edge SCL at end of ACK bit.
Power Down Enable
Time Delay
TPDE
10.5
µs
PD1:PD0
→ ‘01’, ‘10’, or ‘11’ (from ‘00’),
from falling edge SCL at end of ACK bit.
VDD
SDA
tPORD
tBORD
VOUT
SCL
VIH
VIH
VPOR (VBOR)
VOUT pulled down by internal
500 k
Ω (typical) resistor
I2C Interface is operational
SDA
SCL
ACK
Stop
Start
ACK
VOUT
tPDE
tPDD



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com