Electronic Components Datasheet Search
  English  ▼

X  

MPC8548E Datasheet(PDF) 69 Page - Freescale Semiconductor, Inc

Part # MPC8548E
Description  PowerQUICC III Integrated Processor Hardware Specifications
PDF  143 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8548E Datasheet(HTML) 69 Page - Freescale Semiconductor, Inc

Back Button MPC8548E Datasheet HTML 65Page - Freescale Semiconductor, Inc MPC8548E Datasheet HTML 66Page - Freescale Semiconductor, Inc MPC8548E Datasheet HTML 67Page - Freescale Semiconductor, Inc MPC8548E Datasheet HTML 68Page - Freescale Semiconductor, Inc MPC8548E Datasheet HTML 69Page - Freescale Semiconductor, Inc MPC8548E Datasheet HTML 70Page - Freescale Semiconductor, Inc MPC8548E Datasheet HTML 71Page - Freescale Semiconductor, Inc MPC8548E Datasheet HTML 72Page - Freescale Semiconductor, Inc MPC8548E Datasheet HTML 73Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 69 / 143 page
background image
MPC8548E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 8
Freescale Semiconductor
69
PCI Express
16.3
SerDes Transmitter and Receiver Reference Circuits
Figure 47 shows the reference circuits for SerDes data lane’s transmitter and receiver.
Figure 47. SerDes Transmitter and Receiver Reference Circuits
The DC and AC specification of SerDes data lanes are defined in each interface protocol section below
(PCI Express, Serial Rapid IO, or SGMII) in this document based on the application usage:
•
Section 17, “PCI Express”
•
Section 18, “Serial RapidIO”
Note that external an AC coupling capacitor is required for the above three serial transmission protocols
with the capacitor value defined in the specification of each protocol section.
17 PCI Express
This section describes the DC and AC electrical specifications for the PCI Express bus of the MPC8548E.
17.1
DC Requirements for PCI Express SD_REF_CLK and
SD_REF_CLK
For more information, see Section 16.2, “SerDes Reference Clocks.”
17.2
AC Requirements for PCI Express SerDes Clocks
Table 55 lists the AC requirements for the PCI Express SerDes clocks.
Table 55. SD_REF_CLK and SD_REF_CLK AC Requirements
Symbol
Parameter Description
Min
Typ
Max
Unit
Notes
tREF
REFCLK cycle time
—
10
—
ns
1
tREFCJ
REFCLK cycle-to-cycle jitter. Difference in the period of any two
adjacent REFCLK cycles.
—
—
100
ps
—
tREFPJ
Phase jitter. Deviation in edge location with respect to mean edge
location.
–50
—
50
ps
—
Note:
1. Typical based on
PCI Express Specification 2.0.
SD_TX
n
SD_TX
n
SD_RX
n
SD_RX
n
50
Ω
Receiver
Transmitter
50
Ω
50
Ω
50
Ω



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com