Electronic Components Datasheet Search
  English  ▼

X  

LZ2413 Datasheet(PDF) 3 Page - Sharp Corporation

Part # LZ2413
Description  1/4-type Color CCD Area Sensors with 270 k Pixels
PDF  11 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SHARP [Sharp Corporation]
Direct Link  http://sharp-world.com/
Logo SHARP - Sharp Corporation

LZ2413 Datasheet(HTML) 3 Page - Sharp Corporation

  LZ2413 Datasheet HTML 1Page - Sharp Corporation LZ2413 Datasheet HTML 2Page - Sharp Corporation LZ2413 Datasheet HTML 3Page - Sharp Corporation LZ2413 Datasheet HTML 4Page - Sharp Corporation LZ2413 Datasheet HTML 5Page - Sharp Corporation LZ2413 Datasheet HTML 6Page - Sharp Corporation LZ2413 Datasheet HTML 7Page - Sharp Corporation LZ2413 Datasheet HTML 8Page - Sharp Corporation LZ2413 Datasheet HTML 9Page - Sharp Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 11 page
background image
3
LZ2413H
RECOMMENDED OPERATING CONDITIONS
NOTES :
• Connect NC1 and NC2 to GND directly or through a capacitor larger than 0.047 µF.
1. Use the circuit parameter indicated in "SYSTEM CONFIGURATION EXAMPLE", and do not connect to DC voltage directly.
2. VPW is set below VØVL that is low level of vertical shift register clock, or is used with the same power supply that is connected
to VL of V driver IC.
* To apply power, first connect GND and then turn on VOD. After turning on VOD, turn on PW first and then turn on other powers
and pulses. Do not connect the device to or disconnect it from the plug socket while power is being applied.
PARAMETER
SYMBOL
MIN.
TYP.
MAX.
UNIT
NOTE
Ambient operating temperature
TOPR
25.0
˚C
Output transistor drain voltage
VOD
14.55
15.0
15.45
V
1
V
23.5
21.5
VØOFD
Overflow drain clock
P-well voltage
VPW
–9.0
VØVL
V2
Ground
GND
0.0
V
V
–7.5
–8.0
–8.5
VØV1L, VØV2L
VØV3L, VØV4L
Vertical shift
register clock
LOW level
INTERMEDIATE level
HIGH level
VØV1I, VØV2I
VØV3I, VØV4I
VØV1H, VØV3H
14.55
0.0
15.0
15.45
V
V
LOW level
Horizontal shift
register clock
VØH1L, VØH2L
–0.05
0.0
0.05
V
HIGH level
VØH1H, VØH2H
3.0
3.3
5.25
V
1
V
5.25
3.3
3.0
VØRS
Reset gate clock
p-p level
Reset gate clock frequency
fØRS
9.53
MHz
Horizontal shift register clock frequency
fØH1, fØH2
9.53
MHz
Vertical shift register clock frequency
fØV1, fØV2
fØV3, fØV4
15.73
kHz
p-p level



Html Pages

1 2 3 4 5 6 7 8 9 10 11


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com