Electronic Components Datasheet Search
  English  ▼

X  

DS1775 Datasheet(PDF) 13 Page - Dallas Semiconductor

Part # DS1775
Description  SOT23-5 Digital Thermometer and Thermostat
PDF  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  DALLAS [Dallas Semiconductor]
Direct Link  https://www.maximintegrated.com/en.html
Logo DALLAS - Dallas Semiconductor

DS1775 Datasheet(HTML) 13 Page - Dallas Semiconductor

Back Button DS1775 Datasheet HTML 6Page - Dallas Semiconductor DS1775 Datasheet HTML 7Page - Dallas Semiconductor DS1775 Datasheet HTML 8Page - Dallas Semiconductor DS1775 Datasheet HTML 9Page - Dallas Semiconductor DS1775 Datasheet HTML 10Page - Dallas Semiconductor DS1775 Datasheet HTML 11Page - Dallas Semiconductor DS1775 Datasheet HTML 12Page - Dallas Semiconductor DS1775 Datasheet HTML 13Page - Dallas Semiconductor DS1775 Datasheet HTML 14Page - Dallas Semiconductor  
Zoom Inzoom in Zoom Outzoom out
 13 / 14 page
background image
DS1775
13 of 14
AC ELECTRICAL CHARACTERISTICS:
2–WIRE INTERFACE
(–55
°C to +125°C; VDD =2.7V to 5.5V)
PARAMETER
SYMBOL CONDITION
MIN
TYP
MAX
UNITS NOTES
SCL clock frequency
fSCL
Fast Mode
Standard Mode
400
100
KHZ
Bus free time between a
STOP and START
condition
tBUF
Fast Mode
Standard Mode
1.3
4.7
ms
Hold time (repeated)
START condition
tHD:STA
Fast Mode
Standard Mode
0.6
4.0
ms
5
LOW period of SCL
tLOW
Fast Mode
Standard Mode
1.3
4.7
ms
HIGH period of SCL
tHIGH
Fast Mode
Standard Mode
0.6
4.0
ms
Set-up time for a
repeated START
tSU:STA
Fast Mode
Standard Mode
0.6
4.7
ms
Data hold time
tHD:DAT
Fast Mode
Standard Mode
0
0
0.9
0.9
ms
6
Data set-up time
tSU:DAT
Fast Mode
Standard Mode
100
250
ns
7
Rise time of both SDA and
SCL signals
tR
Fast Mode
Standard Mode
20+
0.1CB
300
1000
ns
8
Fall time of both SDA and
SCL signals
tF
Fast Mode
Standard Mode
20+
0.1CB
300
300
ns
8
Set-up time for STOP
tSU:STO
Fast Mode
Standard Mode
0.6
4.0
ms
Capacitive load for each bus
line
Cb
400
pF
8
Input Capacitance
CI
5
pF
NOTES:
1. All voltages are referenced to ground.
2. I/O pins of fast mode devices must not obstruct the SDA and SCL lines if VDD is switched off.
3. IDD specified with O.S. pin open.
4. IDD specified with VDD at 5.0V and SDA, SCL = 5.0V, 0
°C to +70°C.
5. After this period, the first clock pulse is generated.
6. The maximum tHD:DAT has only to be met if the device does not stretch the LOW period (tLOW ) of the
SCL signal.
7. A fast mode device can be used in a standard mode system, but the requirement tSU:DAT
³ 250 ns must
then be met. This will automatically be the case if the device does not stretch the LOW period of the
SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next
data bit to the SDA line tR MAX +tSU:DAT = 1000+250 = 1250 ns before the SCL line is released.
8. Cb – total capacitance of one bus line in pF.
9. Internal heating caused by O.S. loading will cause the DS1775 to read approximately 0.5ºC higher if
O.S. is sinking the max rated current.
10. Contact the factory in Dallas, (972) 371-4448, for operation requiring temperature readings greater
than 120°C.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com