| Electronic Components Datasheet Search |
|
SIP11203 Datasheet(PDF) 5 Page - Vishay Siliconix |
|
|
|||||||||||||||||||||||||||||
SIP11203 Datasheet(HTML) 5 Page - Vishay Siliconix |
|
5 / 18 page ![]() Document Number: 73868 S11-0975–Rev. C, 16-May-11 www.vishay.com 5 Vishay Siliconix SiP11203, SiP11204 This document is subject to change without notice. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000 FUNCTIONAL BLOCK DIAGRAM PIN DESCRIPTION Pin Number Name Function 1 INB Logic input for output driver B 2 VIN Input supply voltage 3 PGND Power ground 4 INA Logic input for output driver A 5 OUTA Driver output A 6 GND Analog ground (connect GND to the exposed pad of the IC package) 7 RDEL Sets output rising edge delay 8 VL 5 V supply voltage for internal circuitry 9 EAOUT Error amplifier output 10 EA- Error amplifier inverting input 11 EA+ Error amplifier non inverting input 12 OVPIN Input pin for over voltage detection 13 VREF 1.225 V reference voltage for converter output voltage regulating setting 14 CPD Capacitor value sets power down detection time in conjunction with RPD 15 RPD Resistor value sets currents for power down detection timer and for power down discharge of outputs 16 OUTB Driver output B Figure 1. 5 V Pre-regulator |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |