Electronic Components Datasheet Search
  English  ▼

X  

SMOMAPL138B Datasheet(PDF) 2 Page - Texas Instruments

Part # SMOMAPL138B
Description  SMOMAPL138B Low-Power Applications Processor
PDF  281 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

SMOMAPL138B Datasheet(HTML) 2 Page - Texas Instruments

  SMOMAPL138B Datasheet HTML 1Page - Texas Instruments SMOMAPL138B Datasheet HTML 2Page - Texas Instruments SMOMAPL138B Datasheet HTML 3Page - Texas Instruments SMOMAPL138B Datasheet HTML 4Page - Texas Instruments SMOMAPL138B Datasheet HTML 5Page - Texas Instruments SMOMAPL138B Datasheet HTML 6Page - Texas Instruments SMOMAPL138B Datasheet HTML 7Page - Texas Instruments SMOMAPL138B Datasheet HTML 8Page - Texas Instruments SMOMAPL138B Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 281 page
background image
SMOMAPL138B-HiRel
SLVSAQ9 – JANUARY 2011
www.ti.com
– Hardware Support for Modulo Loop
• USB 1.1 OHCI (Host) With Integrated PHY
Operation
(USB1)
– Protected Mode Operation
• USB 2.0 OTG Port With Integrated PHY (USB0)
– Exceptions Support for Error Detection and
– USB 2.0 High-/Full-Speed Client
Program Redirection
– USB 2.0 High-/Full-/Low-Speed Host
• Software Support
– End Point 0 (Control)
– TI DSP/BIOS™
– End Points 1,2,3,4 (Control, Bulk, Interrupt or
– Chip Support Library and DSP Library
ISOC) Rx and Tx
• 128K-Byte RAM Shared Memory
• One Multichannel Audio Serial Port:
• 1.8V or 3.3V LVCMOS IOs (except for USB and
– Two Clock Zones and 16 Serial Data Pins
DDR2 interfaces)
– Supports TDM, I2S, and Similar Formats
• Two External Memory Interfaces:
– DIT-Capable
– EMIFA
– FIFO buffers for Transmit and Receive
•
NOR (8-/16-Bit-Wide Data)
• Two Multichannel Buffered Serial Ports:
•
NAND (8-/16-Bit-Wide Data)
– Supports TDM, I2S, and Similar Formats
•
16-Bit SDRAM With 128 MB Address
– AC97 Audio Codec Interface
Space
– Telecom Interfaces (ST-Bus, H100)
– DDR2/Mobile DDR Memory Controller
– 128-channel TDM
•
16-Bit DDR2 SDRAM With 512 MB
– FIFO buffers for Transmit and Receive
Address Space or
• 10/100 Mb/s Ethernet MAC (EMAC):
•
16-Bit mDDR SDRAM With 256 MB
– IEEE 802.3 Compliant
Address Space
– MII Media Independent Interface
• Three Configurable 16550 type UART Modules:
– RMII Reduced Media Independent Interface
– With Modem Control Signals
– Management Data I/O (MDIO) Module
– 16-byte FIFO
• Video Port Interface (VPIF):
– 16x or 13x Oversampling Option
– Two 8-bit SD (BT.656), Single 16-bit or Single
• LCD Controller
Raw (8-/10-/12-bit) Video Capture Channels
• Two Serial Peripheral Interfaces (SPI) Each
– Two 8-bit SD (BT.656), Single 16-bit Video
With Multiple Chip-Selects
Display Channels
• Two Multimedia Card (MMC)/Secure Digital (SD)
• Universal Parallel Port (uPP):
Card Interface with Secure Data I/O (SDIO)
– High-Speed Parallel Interface to FPGAs and
Interfaces
Data Converters
• Two Master/Slave Inter-Integrated Circuit (I2C
– Data Width on Each of Two Channels is 8- to
Bus™)
16-bit Inclusive
• One Host-Port Interface (HPI) With 16-Bit-Wide
– Single Data Rate or Dual Data Rate Transfers
Muxed Address/Data Bus For High Bandwidth
– Supports Multiple Interfaces with START,
• Programmable Real-Time Unit Subsystem
ENABLE and WAIT Controls
(PRUSS)
• Serial ATA (SATA) Controller:
– Two Independent Programmable Realtime
– Supports SATA I (1.5 Gbps) and SATA II (3.0
Unit (PRU) Cores
Gbps)
•
32-Bit Load/Store RISC architecture
– Supports all SATA Power Management
•
4K Byte instruction RAM per core
Features
•
512 Bytes data RAM per core
– Hardware-Assisted Native Command
•
PRU Subsystem (PRUSS) can be disabled
Queueing (NCQ) for up to 32 Entries
via software to save power
– Supports Port Multiplier and
•
Register 30 of each PRU is exported from
Command-Based Switching
the subsystem in addition to the normal
• Real-Time Clock With 32 KHz Oscillator and
R31 output of the PRU cores.
Separate Power Rail
– Standard power management mechanism
• Three 64-Bit General-Purpose Timers (Each
•
Clock gating
configurable as Two 32-Bit Timers)
•
Entire subsystem under a single PSC
• One 64-bit General-Purpose/Watchdog Timer
clock gating domain
(Configurable as Two 32-bit General-Purpose
– Dedicated interrupt controller
Timers)
– Dedicated switched central resource
2
SMOMAPL138B Low-Power Applications Processor
Copyright © 2011, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): SMOMAPL138B-HiRel



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com