Electronic Components Datasheet Search
  English  ▼

X  

MPC5125 Datasheet(PDF) 54 Page - Freescale Semiconductor, Inc

Part # MPC5125
Description  MPC5125 Microcontroller
PDF  94 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC5125 Datasheet(HTML) 54 Page - Freescale Semiconductor, Inc

Back Button MPC5125 Datasheet HTML 50Page - Freescale Semiconductor, Inc MPC5125 Datasheet HTML 51Page - Freescale Semiconductor, Inc MPC5125 Datasheet HTML 52Page - Freescale Semiconductor, Inc MPC5125 Datasheet HTML 53Page - Freescale Semiconductor, Inc MPC5125 Datasheet HTML 54Page - Freescale Semiconductor, Inc MPC5125 Datasheet HTML 55Page - Freescale Semiconductor, Inc MPC5125 Datasheet HTML 56Page - Freescale Semiconductor, Inc MPC5125 Datasheet HTML 57Page - Freescale Semiconductor, Inc MPC5125 Datasheet HTML 58Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 54 / 94 page
background image
MPC5125 Microcontroller Data Sheet, Rev. 4
Electrical and Thermal Characteristics
Freescale Semiconductor
54
4.3.5.4
SDR SDRAM AC Timing Specifications
NOTE
To achieve better timing, balance the loading of DQS as MCK although DQS is not used in
SDR mode.
Figure 9 shows the DDR SDRAM write timing.
Figure 9. DDR Write Timing
NOTES:
1 Measured with clock pin loaded with differential 100
 termination resistor.
2 Measured with all outputs except the clock loaded with 50
 termination resistor to V
DD_IO_MEM/2.
3 All transitions measured at mid-supply (V
DD_IO_MEM/2).
4 In this window, the first rising edge of DQS should occur. From the start of the window to DQS rising edge, DQS should be low.
5 The window position is given for t
DQSEN = 2.5 tCK (RDLY = 2, HALF DQS DLY = 1, QUART DQS DLY = 0) with CL = 3 DDR2
SDRAM device. For other values of tDQSEN, the window position is shifted accordingly.
Table 24. SDR SDRAM Timing Specifications
At recommended operating conditions with VDD_IO_MEM of 5%
Parameter
Symbol
Min
Max
Unit Notes SpecID
Clock cycle time, CL = x
tCK
7500
—
ps
A5.1
CK HIGH pulse width
tCH
0.43
0.57
tCK
1,3
NOTES:
1 Measured with clock pin loaded with 50
 termination resistor to mid-supply.
A5.3
CK LOW pulse width
tCL
0.43
0.57
tCK
1,3
A5.4
Address, control, and data output setup time relative
to MCK rising edge
tOS(base)
tCK/2 – 1000
—
ps
2,3
2 Measured with all outputs except the clock loaded with 50
 termination resistor to V
DD_IO_MEM/2.
3 All transitions measured at mid-supply (V
DD_IO_MEM/2).
A5.6
Address, control, and data output hold time relative to
MCK rising edge
tOH(base)
tCK/2 – 1000
—
ps
2,3
A5.7
Input data set-up time, relative to MCK
tIS
1000
—
ps
3
A5.15
Input data hold time, relative to MCK
tIH
1000
—
ps
3
A5.16
MCK
tCH
tCL
DQS
tDQSS
DQ, DM(out)
tDS
tDH
tCK



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com