Electronic Components Datasheet Search
  English  ▼

X  

ADV7181DWBCPZ Datasheet(PDF) 11 Page - Analog Devices

Part # ADV7181DWBCPZ
Description  10-Bit, 10-Channel, Multiformat SDTV/HDTV
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADV7181DWBCPZ Datasheet(HTML) 11 Page - Analog Devices

Back Button ADV7181DWBCPZ Datasheet HTML 7Page - Analog Devices ADV7181DWBCPZ Datasheet HTML 8Page - Analog Devices ADV7181DWBCPZ Datasheet HTML 9Page - Analog Devices ADV7181DWBCPZ Datasheet HTML 10Page - Analog Devices ADV7181DWBCPZ Datasheet HTML 11Page - Analog Devices ADV7181DWBCPZ Datasheet HTML 12Page - Analog Devices ADV7181DWBCPZ Datasheet HTML 13Page - Analog Devices ADV7181DWBCPZ Datasheet HTML 14Page - Analog Devices ADV7181DWBCPZ Datasheet HTML 15Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 24 page
background image
Data Sheet
ADV7181D
Rev. 0 | Page 11 of 24
Pin No.
Mnemonic
Type
Description
33
SOG
Input
Sync on Green Input. Used in embedded synchronization mode.
34 to 38, 45 to 49
AIN1 to AIN10
Input
Analog Video Input Channels.
39, 40
CAPY1, CAPY2
Input
ADC Capacitor Network. See Figure 9 for a recommended capacitor network for
these pins.
41
AVDD
Power
Analog Supply Voltage (3.3 V).
42
REFOUT
Output
Internal Voltage Reference Output. See Figure 9 for a recommended capacitor network
for this pin.
43
CML
Output
Common-Mode Level Pin for the Internal ADCs. See Figure 9 for a recommended
capacitor network for this pin.
44
CAPC2
Input
ADC Capacitor Network. See Figure 9 for a recommended capacitor network for this pin.
50
SOY
Input
Sync on Luma Input. Used in embedded synchronization mode.
51
RESET
Input
System Reset Input, Active Low. A minimum low reset pulse width of 5 ms is required
to reset the ADV7181D circuitry.
52
ALSB
Input
This pin selects the I2C address for the ADV7181D control and VBI readback ports. When
set to Logic 0, this pin sets the address for a write to Control Port 0x40 and the readback
address for VBI Port 0x21. When set to Logic 1, this pin sets the address for a write to
Control Port 0x42 and the readback address for VBI Port 0x23.
53
SDATA
Input/
Output
I2C Port Serial Data Input/Output Pin.
54
SCLK
Input
I2C Port Serial Clock Input. Maximum clock rate of 400 kHz.
55
VS_IN
Input
Vertical Synchronization Input Signal. This pin can be configured in CP mode to extract
timing in a 5-wire mode.
56
HS_IN/CS_IN
Input
Horizontal Synchronization Input Signal (HS_IN). This pin can be configured in CP mode
to extract timing in a 5-wire mode.
Composite Synchronization Input Signal (CS_IN). This pin can be configured in CP mode
to extract timing in a 4-wire mode.
63
FIELD/DE
Output
Field Synchronization Output Signal (FIELD). Used in all interlaced video modes.
Data Enable Signal (DE). This pin can also be used as a data enable (DE) signal in CP mode
to allow direct connection to an HDMI/DVI transmitter IC.
64
VS
Output
Vertical Synchronization Output Signal (SDP and CP Modes).
EP
Exposed Pad
The exposed pad must be connected to GND.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com