Electronic Components Datasheet Search
  English  ▼

X  

EDJ8232E5MB Datasheet(PDF) 8 Page - Elpida Memory

Part # EDJ8232E5MB
Description  8G bits DDR3L SDRAM, DDP
PDF  142 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ELPIDA [Elpida Memory]
Direct Link  http://www.elpida.com/en
Logo ELPIDA - Elpida Memory

EDJ8232E5MB Datasheet(HTML) 8 Page - Elpida Memory

Back Button EDJ8232E5MB Datasheet HTML 4Page - Elpida Memory EDJ8232E5MB Datasheet HTML 5Page - Elpida Memory EDJ8232E5MB Datasheet HTML 6Page - Elpida Memory EDJ8232E5MB Datasheet HTML 7Page - Elpida Memory EDJ8232E5MB Datasheet HTML 8Page - Elpida Memory EDJ8232E5MB Datasheet HTML 9Page - Elpida Memory EDJ8232E5MB Datasheet HTML 10Page - Elpida Memory EDJ8232E5MB Datasheet HTML 11Page - Elpida Memory EDJ8232E5MB Datasheet HTML 12Page - Elpida Memory Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 142 page
background image
EDJ8232E5MB
Data Sheet E1813E40 (Ver. 4.0)
8
Recommended DC Operating Conditions (TC = 0
C to +85C, VDD, VDDQ = 1.283V to 1.45V)
[DDR3L Operation]
Parameter
Symbol
min.
typ.
max.
Unit
Notes
Supply voltage
VDD
1.283
1.35
1.45
V
1, 2, 3, 4
Supply voltage for DQ
VDDQ
1.283
1.35
1.45
V
1, 2, 3, 4
Notes: 1. Maximum DC value may not be greater than 1.425V. The DC value is the linear average of VDD/VDDQ(t)
over a very long period of time (e.g. 1 sec).
2. If maximum limit is exceeded, input levels shall be governed by DDR3 specifications.
3. Under these supply voltages, the device operates to this DDR3L specifcation.
4. Once initialized for DDR3L operation, DDR3 operation may only be used if the device is in reset while
VDD and VDDQ are changed for DDR3 operation shown as following timing wave form.
Recommended DC Operating Conditions (TC = 0
C to +85C, VDD, VDDQ = 1.5V 0.075V)
[DDR3 Operation]
Parameter
Symbol
min.
typ.
max.
Unit
Notes
Supply voltage
VDD
1.425
1.5
1.575
V
1, 2, 3
Supply voltage for DQ
VDDQ
1.425
1.5
1.575
V
1, 2, 3
Notes: 1. If minimum limit is exceeded, input levels shall be governed by DDR3L specifications.
2. Under 1.5V operation, this DDR3L device operates to the DDR3 specifcations under the same speed
timings as defined for this device.
3. Once initialized for DDR3 operation, DDR3L operation may only be used if the device is in reset while
VDD and VDDQ are changed for DDR3L operation shown as below.
T (min.) = 10ns
T (min.) = 200
µs
T (min.) = 10ns
T = 500
µs
tIS
Note: 1. From time point Td until Tk NOP or DESL commands must be applied between MRS and ZQCL commands.
: VIH or VIL
CK, /CK
VDD, VDDQ (DDR3)
VDD, VDDQ (DDR3L)
/RESET
CKE
Command
BA
ODT
RTT
tXPR
tMRD
tMRD
tMRD
tMOD
tCKSRX
tIS
tIS
Ta
Tb
Tc
Td
Te
Tf
Tg
Th
Ti
Tj
Tk
T (min.) = 10ns
tDLLK
tZQinit
*1
*1
Valid
Valid
Valid
Valid
MRS
Static low in case RTT_Nore is enabled at time Tg, otherwise static high or low
MRS
MRS
MRS
ZQCL
MR2
MR3
MR1
MR0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com