MK50DX256CLL7 datasheet(46/79 Pages) FREESCALE

46 / 79 page

6.6.1.3 16-bit ADC with PGA operating conditions

Table 27. 16-bit ADC with PGA operating conditions

Symbol

Description

Conditions

Min.

Typ.1

Max.

Unit

Notes

VDDA

Supply voltage

Absolute

1.71

—

3.6

VREFPGA PGA ref voltage

VREF_OU

2, 3

VADIN

Input voltage

VSSA

—

VDDA

VCM

Input Common

Mode range

VSSA

—

VDDA

RPGAD

Differential input

impedance

Gain = 1, 2, 4, 8

Gain = 16, 32

Gain = 64

—

128

—

kΩ

IN+ to IN-4

RAS

Analog source

resistance

—

100

—

ADC sampling

time

1.25

—

µs

Crate

ADC conversion

rate

≤ 13 bit modes

No ADC hardware

averaging

Continuous

conversions enabled

Peripheral clock = 50

MHz

18.484

—

450

Ksps

16 bit modes

No ADC hardware

averaging

Continuous

conversions enabled

Peripheral clock = 50

MHz

37.037

—

250

Ksps

1. Typical values assume VDDA = 3.0 V, Temp = 25°C, fADCK = 6 MHz unless otherwise stated. Typical values are for

reference only and are not tested in production.

2. ADC must be configured to use the internal voltage reference (VREF_OUT)

3. PGA reference is internally connected to the VREF_OUT pin. If the user wishes to drive VREF_OUT with a voltage other

than the output of the VREF module, the VREF module must be disabled.

4. For single ended configurations the input impedance of the driven input is RPGAD/2

5. The analog source resistance (RAS), external to MCU, should be kept as minimum as possible. Increased RAS causes drop

in PGA gain without affecting other performances. This is not dependent on ADC clock frequency.

6. The minimum sampling time is dependent on input signal frequency and ADC mode of operation. A minimum of 1.25µs

time should be allowed for Fin=4 kHz at 16-bit differential mode. Recommended ADC setting is: ADLSMP=1, ADLSTS=2 at

8 MHz ADC clock.

7. ADC clock = 18 MHz, ADLSMP = 1, ADLST = 00, ADHSC = 1

8. ADC clock = 12 MHz, ADLSMP = 1, ADLST = 01, ADHSC = 1

Peripheral operating requirements and behaviors

K50 Sub-Family Data Sheet, Rev. 2, 4/2012.

Freescale Semiconductor, Inc.

MK50DX256CLL7 Datasheet(PDF) 46 Page - Freescale Semiconductor, Inc

MK50DX256CLL7 Datasheet(HTML) 46 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79

Datasheet Download

Link URL