SL1062A datasheet(7/9 Pages) SLS

7 / 9 page

SL1062A

System Logic

Semiconductor

SLS

ELECTRICAL CHARACTERISTICS(I

line = 11 to 140 mA; VEE = 0 V; f = 800 Hz;Tamb = 25

°C; unless

other specified)

Symbol

Parameter

Test Conditions

Guaranteed Limits

Unit

Min

Typ

Max

∆G

Gain Variation with

Frequency Reference to

800 Hz

f = 300 and 3400 Hz

±0.2

∆G

Gain Variation with

Temperature Referenced to

°C

without R6; Iline =50 mA;

Tamb = -25 and +75

°C

±0.2

Vo(rms)

Output Voltage (RMS value)

THD = 2%; sine wave drive:

R4 = 100 K

Ω;

Iline = 15 mA; Ip = 0 mA

RL = 150

Ω

RL = 450

Ω

0.22

0.3

Vo(rms)

Output Voltage (RMS value)

THD=10%; R4=100 K

Ω; I

line

= 4 mA; RL = 150

Ω

Vno(rms)

Noise Output Voltage (RMS

value)

Iline = 15 mA; R4=100K

Ω

IR open-circuit

psophometrically weighted;

RL =300

Ω

µV

Gain Adjustment Input GAR (pin 5)

∆G

Receiving Amplifier Gain

Variation by Adjustment of

R4 between GAR and OR

-11

Mute Input (pin 12)

VIH

HIGH Level Input Voltage

1.5

VCC

VIL

LOW Level Input Voltage

0.3

IMUTE

Input Current

µA

Raduction of Gain

∆G

MIC+ or MIC- to LN

MUTE = LOW

Voltage Gain from DTMF to

R4 = 100 K

Ω

RL = 300

Ω

-17

Automatic Gain Control Input AGC (pin 15)

∆G

Controlling the Gain from IR

to QR and the Gain from

MIC+, MIC- to LN

Gain Control Range

R6 = 110 K

Ω

(between AGC and VEE)

Iline = 70 mA

-5.8

IlineH

Highest Line Current for

Maximum Gain

IlineL

Lowest Line Current for

Minimum Gain

SL1062A Datasheet(PDF) 7 Page - System Logic Semiconductor

SL1062A Datasheet(HTML) 7 Page - System Logic Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9

Datasheet Download

Link URL