SL20T0081 datasheet(13/56 Pages) SLS

13 / 56 page

SLS System Logic Semiconductor

SL20T0081

MICROPROCESSOR INTERFACE

Chip Select Input

There are CE1 and CE2 pins for chip selection. The SL20T0081 can interface with an MPU only when CE1 is “L” and

CE2 is “H”. When these pins are set to any other combination, RS, RDB(E) and_WRB(RW) inputs are disabled and

D0to D7 are to be high impedance. And, in case of serial interface, the internal shift register and the counter are reset.

Parallel / Serial Interface

SL20T0081 has three types of interface with an MPU, which are one serial and two parallel interfaces. This parallel or

serial inter face is determined by PS pin.

Table 3. Parallel / Serial Interface Mode

Parallel Interface (PS = “H”)

The 8-bit bi-directional data bus is used in parallel interface and the type of MPU is selected by P68/80 as shown

in table 4. The type of data transfer is determined by signals at RS, RD(E) and WR(R/W) as shown in table 5.

Table 4. Microprocessor Selection for Parallel Interface

Table 5. Parallel Data Transfer

FUNCTION DESCRIPTION

P68/80

CE1

CE2

RD(E)

WR(R/W)

D0 to D7

MPU bus

CE1

CE2

R/W

D0 to D7

6800-series

CE1

CE2

D0 to D7

8080-series

Common

6800-series

8080-series

(E)

(R/W)

Description

Display data read out

Display data write

Writes to internal register (instruction)

Type

CE1

P68/80

Interface mode

6800-series MPU mode

8080-series MPU mode

CE2

CE1

Parallel

Serial

CE1

CE2

Serial-mode

CE2

*x :Don’t care

SL20T0081 Datasheet(PDF) 13 Page - System Logic Semiconductor

SL20T0081 Datasheet(HTML) 13 Page - System Logic Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

Datasheet Download

Link URL