Electronic Components Datasheet Search
  English  ▼

X  

TMS320DM6433 Datasheet(PDF) 73 Page - Texas Instruments

Click here to check the latest version.
Part # TMS320DM6433
Description  Digital Media Processor
PDF  271 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

TMS320DM6433 Datasheet(HTML) 73 Page - Texas Instruments

Back Button TMS320DM6433 Datasheet HTML 69Page - Texas Instruments TMS320DM6433 Datasheet HTML 70Page - Texas Instruments TMS320DM6433 Datasheet HTML 71Page - Texas Instruments TMS320DM6433 Datasheet HTML 72Page - Texas Instruments TMS320DM6433 Datasheet HTML 73Page - Texas Instruments TMS320DM6433 Datasheet HTML 74Page - Texas Instruments TMS320DM6433 Datasheet HTML 75Page - Texas Instruments TMS320DM6433 Datasheet HTML 76Page - Texas Instruments TMS320DM6433 Datasheet HTML 77Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 73 / 271 page
background image
3.3.1.2 Module Clock State
TMS320DM6433
Digital Media Processor
www.ti.com
SPRS343C – NOVEMBER 2006 – REVISED JUNE 2008
The clock and reset state for each of the modules is controlled by the Power and Sleep Controller (PSC).
Table 3-3 shows the default state of each module after a device-level global reset. The DM6433 device
has four different module states—Enable, Disable, SyncReset, or SwRstDisable. For more information on
the definitions of the module states, the PSC, and PSC programming, see Section 6.3.5, Power and Sleep
Controller (PSC) and the TMS320DM643x DMP DSP Subsystem Reference Guide (literature number
SPRU978).
Table 3-3. DM6433 Default Module States
DEFAULT MODULE STATE
LPSC #
MODULE NAME
[PSC Register MDSTATn.STATE]
0
VPSS (Master)
SwRstDisable
1
VPSS (Slave)
SwRstDisable
2
EDMACC
SwRstDisable
3
EDMATC0
SwRstDisable
4
EDMATC1
SwRstDisable
5
EDMATC2
SwRstDisable
6
EMAC Memory Controller
SwRstDisable
7
MDIO
SwRstDisable
8
EMAC
SwRstDisable
9
McASP0
SwRstDisable
11
VLYNQ
SwRstDisable
12
HPI
SwRstDisable
13
DDR2 Memory Contoller
SwRstDisable
SwRstDisable, if configuration pins AEM[2:0] = 000b
14
EMIFA
Enable, if configuration pins AEM[2:0] = Others [001b, 011b, 100b, and 101b]
15
PCI
SwRstDisable
16
McBSP0
SwRstDisable
18
I2C
SwRstDisable
19
UART0
SwRstDisable
23
PWM0
SwRstDisable
24
PWM1
SwRstDisable
25
PWM2
SwRstDisable
26
GPIO
SwRstDisable
27
TIMER0
SwRstDisable
28
TIMER1
SwRstDisable
39
C64x+ CPU
Enable
Submit Documentation Feedback
Device Configurations
73



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com