 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
TNETA1570 Datasheet(PDF) 17 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TNETA1570 Datasheet(HTML) 17 Page - Texas Instruments |
|
|
17 / 68 page  TNETA1570 ATM SEGMENTATION AND REASSEMBLY DEVICE WITH INTEGRATED 64BIT PCIHOST INTERFACE SDNS033B − JUNE 1995 − REVISED MAY 1996 17 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443 timing requirements (see Figure 8) NO. MIN MAX UNIT 1 tsu(PIDSEL) Setup time, PIDSEL high before PCLK ↑ 7 ns 2 tsu(PAD) Setup time, PAD31 − PAD0 valid before PCLK ↑ 7 ns 3 tsu(PFRAME) Setup time, PFRAME low before PCLK ↑ 7 ns 4 tsu(PIRDY) Setup time, PIRDY low before PCLK ↑ 7 ns 5 th(PIDSEL) Hold time, PIDSEL high after PCLK ↑ 1 ns 6 th(PIRDY) Hold time, PIRDY low after PCLK ↑ 1 ns operating characteristics (see Figure 8) NO. MIN MAX UNIT 7 td(PTRDY) Delay time, PCLK ↑ to PTRDY↓ 2 11 ns PCLK (input) PFRAME (input) PCBE3− PCBE0 (input) PIRDY (input) PTRDY (output) PDEVSEL (output) Data Bus Cmd BE PIDSEL (input) 1 5 PAD31− PAD0 (I/O) Address Address Phase 2 3 4 7 6 Figure 8. TNETA1570 Write Operation (PCI SAR as Slave) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
