TNETA1575 datasheet(40/45 Pages) TI1

Part #	TNETA1575

Description	ATM SEGMENTATION AND REASSEMBLY DEVICE WITH PCI-HOST AND COPROCESSOR INTERFACES

PDF	45 Pages

Scroll/Zoom	100%

Manufacturer	TI1 [Texas Instruments]

Direct Link	http://www.ti.com

Logo

40 / 45 page

TNETA1575

ATM SEGMENTATION AND REASSEMBLY DEVICE

WITH PCI-HOST AND COPROCESSOR INTERFACES

SDNS040C – MAY 1996 – REVISED JUNE 1998

POST OFFICE BOX 655303

• DALLAS, TEXAS 75265

operating characteristics (see Note 11 and Figure 23)

local-bus interface – write operation

NO.

PARAMETER

MIN

MAX

UNIT

td(LBCS1)1

Delay time, LBR/W

↓ to LBCS1↓

td(LBCS1)2

Delay time, LBAD11–LBAD0 valid to LBCS1

↓

145

155

td(LBCS1)3

Delay time, LBDATA7–LBDATA0 valid to LBCS1

↓

td(LBAD)

Delay time, LBCS1

↑ to LBAD11–LBAD0 invalid

265

275

NOTE 11: The LBCS1 is asserted low for eight PCI-clock cycles during a write operation to allow access to slow devices.

PCLK

(input)

LBR/W

(output)

LBAD11–LBAD0

(output)

LBDATA7–LBDATA0

(output)

LBCS1

(output)

Figure 23. Local-Bus Interface – Write Operation

TNETA1575 Datasheet(PDF) 40 Page - Texas Instruments

TNETA1575 Datasheet(HTML) 40 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45

Datasheet Download

Link URL