| Electronic Components Datasheet Search |
|
SST48CF016 Datasheet(PDF) 33 Page - Silicon Storage Technology, Inc |
|
|
|||||||||||||||||||||||||||||
SST48CF016 Datasheet(HTML) 33 Page - Silicon Storage Technology, Inc |
|
33 / 60 page ![]() Data Sheet CompactFlash Card SST48CF008 / 016 / 024 / 032 / 048 / 064 / 096 / 128 / 192 / 256 33 ©2001 Silicon Storage Technology, Inc. S71125-03-000 9/01 375 3.1.4 True IDE Mode Addressing When the CompactFlash Card is configured in the True IDE Mode, the I/O decoding is as follows: 3.1.5 CF-ATA Registers The following section describes the hardware registers used by the host software to issue commands to the Com- pactFlash device. These registers are often collectively referred to as the “task file.” Note: In accordance with the PCMCIA specification: each of the registers below which is located at an odd offset address may be accessed at its normal address and also the corresponding even address (normal address -1) using data bus lines (D15-D8) when -CE1 is high and -CE2 is low unless -IOIS16 is high (not asserted) and an I/O cycle is being performed. 3.1.5.1 Data Register (Address - 1F0H[170H];Offset 0,8,9) The Data Register is a 16 bit register, and it is used to transfer data blocks between the CompactFlash card data buffer and the Host. This register overlaps the Error Register. The table below describes the combinations of data register access and is provided to assist in understanding the overlapped Data Register and Error/Feature Register rather than to attempt to define general PCMCIA word and byte access modes and operations. See the PCMCIA PC Card Standard Release 2.0 for definitions of the Card Accessing Modes for I/O and Memory cycles. Note: Because of the overlapped registers, access to the 1F1H, 171H or offset 1 are not defined for word (-CE2=0 and -CE1=0) operations. These accesses are treated as accesses to the Word Data Register. The dupli- cated registers at offsets 8, 9 and DH have no restrictions on the operations that can be performed by the socket. TABLE 3-5: TRUE IDE MODE I/O DECODING -CE2 -CE1 A2 A1 A0 -IORD=0 -IOWR=0 1 0 0 0 0 RD Data WR Data 1 0 0 0 1 Error Register Features 1 0 0 1 0 Sector Count Sector Count 1 0 0 1 1 Sector No. Sector No. 1 0 1 0 0 Cylinder Low Cylinder Low 1 0 1 0 1 Cylinder High Cylinder High 1 0 1 1 0 Select Card/Head Select Card/Head 1 0 1 1 1 Status Command 0 1 1 1 0 Alt Status Device Control 0 1 1 1 1 Drive Address Reserved T3-5.0 375 Data Register CE2- CE1- A0 Offset Data Bus Word Data Register 0 0 X 0,8,9 D15-D0 Even Data Register 1 0 0 0,8 D7-D0 Odd Data Register 1 0 1 9 D7-D0 Odd Data Register 0 1 X 8,9 D15-D8 Error / Feature Register 1 0 1 1, DH D7-D0 Error / Feature Register 0 1 X 1 D15-D8 Error / Feature Register 0 0 X DH D15-D8 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |