Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

STM32F407IG Datasheet(PDF) 151 Page - STMicroelectronics

Part # STM32F407IG
Description  ARM Cortex-M4 32b MCUFPU, 210DMIPS, up to 1MB Flash/1924KB RAM, USB OTG HS/FS, Ethernet, 17 TIMs, 3 ADCs, 15 comm. interfaces & camera
PDF  180 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32F407IG Datasheet(HTML) 151 Page - STMicroelectronics

Back Button STM32F407IG Datasheet HTML 147Page - STMicroelectronics STM32F407IG Datasheet HTML 148Page - STMicroelectronics STM32F407IG Datasheet HTML 149Page - STMicroelectronics STM32F407IG Datasheet HTML 150Page - STMicroelectronics STM32F407IG Datasheet HTML 151Page - STMicroelectronics STM32F407IG Datasheet HTML 152Page - STMicroelectronics STM32F407IG Datasheet HTML 153Page - STMicroelectronics STM32F407IG Datasheet HTML 154Page - STMicroelectronics STM32F407IG Datasheet HTML 155Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 151 / 180 page
background image
STM32F405xx, STM32F407xx
Electrical characteristics
Doc ID 022152 Rev 3
151/180
Figure 72.
SD default mode
5.3.28
RTC characteristics
Table 86.
SD / MMC characteristics(1)
1.
TBD stands for “to be defined”.
Symbol
Parameter
Conditions
Min
Max
Unit
fPP
Clock frequency in data transfer
mode
CL ≤ 30 pF
TBD
TBD
MHz
-
SDIO_CK/fPCLK2 frequency ratio
-
-
TBD
-
tW(CKL)
Clock low time, fPP = 16 MHz
CL ≤ 30 pF
TBD
-
ns
tW(CKH)
Clock high time, fPP = 16 MHz
CL ≤ 30 pF
TBD
-
tr
Clock rise time
CL ≤ 30 pF
-
TBD
tf
Clock fall time
CL ≤ 30 pF
-
TBD
CMD, D inputs (referenced to CK)
tISU
Input setup time
CL ≤ 30 pF
TBD
-
ns
tIH
Input hold time
CL ≤ 30 pF
TBD
-
CMD, D outputs (referenced to CK) in MMC and SD HS mode
tOV
Output valid time
CL ≤ 30 pF
-
TBD
ns
tOH
Output hold time
CL ≤ 30 pF
TBD
-
CMD, D outputs (referenced to CK) in SD default mode(2)
2.
Refer to SDIO_CLKCR, the SDI clock control register to control the CK output.
tOVD
Output valid default time
CL ≤ 30 pF
-
TBD
ns
tOHD
Output hold default time
CL ≤ 30 pF
TBD
-
CK
D, CMD
(output)
tOVD
tOHD
ai14888
Table 87.
RTC characteristics
Symbol
Parameter
Conditions
Min
Max
-fPCLK1/RTCCLK frequency ratio
Any read/write operation
from/to an RTC register
4-



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com