LTC6930 datasheet(22/28 Pages) LINER

22 / 28 page

LTC6995-1/LTC6995-2

699512f

For more information www.linear.com/6995

2. Place all passive components on the top side of the

board. This minimizes trace inductance.

3. Place RSET as close as possible to the SET pin and

make a direct, short connection. The SET pin is a

current summing node and currents injected into this

pin directly modulate the operating frequency. Having

a short connection minimizes the exposure to signal

pickup.

4. Connect RSET directly to the GND pin. Using a long path

or vias to the ground plane will not have a significant

affect on accuracy, but a direct, short connection is

recommended and easy to apply.

5. Use a ground trace to shield the SET pin. This provides

another layer of protection from radiated signals.

6. Place R1 and R2 close to the DIV pin. A direct, short

connection to the DIV pin minimizes the external signal

coupling.

699512 F22

LTC6995

RST

GND

SET

OUT

V+

DIV

0.1µF

RSET

V+

DIV

SET

OUT

GND

RST

V+

RSET

DFN PACKAGE

RST

GND

SET

OUT

V+

DIV

V+

RSET

TSOT-23 PACKAGE

Figure 22. Supply Bypassing and PCB Layout

applicaTions inForMaTion

LTC6930 Datasheet(PDF) 22 Page - Linear Technology

LTC6930 Datasheet(HTML) 22 Page - Linear Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28

Datasheet Download

Link URL