Electronic Components Datasheet Search
  English  ▼

X  

TFRA08C13 Datasheet(PDF) 21 Page - Agere Systems

Part # TFRA08C13
Description  TFRA08C13 OCTAL T1/E1 Framer
PDF  188 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AGERE [Agere Systems]
Direct Link  
Logo AGERE - Agere Systems

TFRA08C13 Datasheet(HTML) 21 Page - Agere Systems

Back Button TFRA08C13 Datasheet HTML 17Page - Agere Systems TFRA08C13 Datasheet HTML 18Page - Agere Systems TFRA08C13 Datasheet HTML 19Page - Agere Systems TFRA08C13 Datasheet HTML 20Page - Agere Systems TFRA08C13 Datasheet HTML 21Page - Agere Systems TFRA08C13 Datasheet HTML 22Page - Agere Systems TFRA08C13 Datasheet HTML 23Page - Agere Systems TFRA08C13 Datasheet HTML 24Page - Agere Systems TFRA08C13 Datasheet HTML 25Page - Agere Systems Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 188 page
background image
Lucent Technologies Inc.
21
Preliminary Data Sheet
October 2000
TFRA08C13 OCTAL T1/E1 Framer
Lucent Technologies Inc.
Pins
Symbol
Type*
Description
D2
TFS[1]
O
Transmit Framer Frame Sync. This signal is the 8 kHz frame synchro-
nization pulse in the transmit framer. This signal is active-high.
P2
TFS[2]
Y3
TFS[3]
AE13
TFS[4]
AA24
TFS[5]
M25
TFS[6]
C22
TFS[7]
B8
TFS[8]
B1
TFDLCK[1]
O
Transmit Facility Data Link Clock. In DS1-DDS with data link access,
this is an 8 kHz clock signal; otherwise, 4 kHz. The transmit frame
latches data link bits on the falling edge of TFDLCK.
M4
TFDLCK[2]
AA2
TFDLCK[3]
AE12
TFDLCK[4]
Y26
TFDLCK[5]
L25
TFDLCK[6]
D20
TFDLCK[7]
B7
TFDLCK[8]
B3
TFDL[1]
I
Transmit Facility Data Link. Optional serial input facility data link bit
stream inserted into the transmit line data stream by the transmit
framer. In DS1-DDS with data link access, this is an 8 kbits/s signal;
otherwise, 4 kbits/s. In the CEPT frame format, TFDL can be pro-
grammed to one of the XSa bits of the NOT FAS frame time slot 0.
N2
TFDL[2]
W3
TFDL[3]
AF11
TFDL[4]
Y24
TFDL[5]
M24
TFDL[6]
C21
TFDL[7]
D8
TFDL[8]
C5
RCHIDATA[1]
I
Receive CHI Data. Serial input system data at 2.048 Mbits/s,
4.096 Mbits/s, or 8.192 Mbits/s.
L3
RCHIDATA[2]
Y1
RCHIDATA[3]
AD10
RCHIDATA[4]
W25
RCHIDATA[5]
L26
RCHIDATA[6]
A21
RCHIDATA[7]
A7
RCHIDATA[8]
* Iu indicates an internal pull-up, Id indicates an internal pull-down.
† After RESET is deasserted, the channel is in the default framing mode, as a function of the DS1/CEPT pin.
‡ Asserting this pin low will initially force RDY to a low state.
Pin Information (continued)
Table 2. Pin Descriptions (continued)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com