Electronic Components Datasheet Search
  English  ▼

X  

TFRA08C13 Datasheet(PDF) 22 Page - Agere Systems

Part # TFRA08C13
Description  TFRA08C13 OCTAL T1/E1 Framer
PDF  188 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AGERE [Agere Systems]
Direct Link  
Logo AGERE - Agere Systems

TFRA08C13 Datasheet(HTML) 22 Page - Agere Systems

Back Button TFRA08C13 Datasheet HTML 18Page - Agere Systems TFRA08C13 Datasheet HTML 19Page - Agere Systems TFRA08C13 Datasheet HTML 20Page - Agere Systems TFRA08C13 Datasheet HTML 21Page - Agere Systems TFRA08C13 Datasheet HTML 22Page - Agere Systems TFRA08C13 Datasheet HTML 23Page - Agere Systems TFRA08C13 Datasheet HTML 24Page - Agere Systems TFRA08C13 Datasheet HTML 25Page - Agere Systems TFRA08C13 Datasheet HTML 26Page - Agere Systems Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 188 page
background image
Preliminary Data Sheet
TFRA08C13 OCTAL T1/E1 Framer
October 2000
22
Lucent Technologies Inc.
Lucent Technologies Inc.
Pin Information (continued)
Table 2. Pin Descriptions (continued)
Pins
Symbol
Type*
Description
A4
RCHIDATAB[1]
I
Receive CHI Data B. Serial input system data at 2.048 Mbits/s,
4.096 Mbits/s, or 8.192 Mbits/s.
M1
RCHIDATAB[2]
W4
RCHIDATAB[3]
AE11
RCHIDATAB[4]
V23
RCHIDATAB[5]
M23
RCHIDATAB[6]
B20
RCHIDATAB[7]
C8
RCHIDATAB[8]
G23
LORLCK
O
Loss of Receive Clock. This pin is asserted high (logic 1) when RLCK
in the receive framer does not toggle for a 250
µs interval. Once
asserted, this signal is deasserted on the first edge of RLCK (See Table
66. Global Control Register (GREG8) (008)).
H2
RLCK[1]
I
Receive Framer Line Interface Clock. This is the 1.544 MHz DS1 or
2.048 MHz input clock signal used by the receive framer to latch RPD
and RND data.
U4
RLCK[2]
AF4
RLCK[3]
AF20
RLCK[4]
AF21
RLCK[5]
U24
RLCK[6]
G24
RLCK[7]
C13
RLCK[8]
B4
RPD[1]
I
Receive Positive-Rail Data. NRZ serial data latched by the rising edge
of RLCK. Data rates: DS1-1.544 Mbits/s; CEPT-2.048 Mbits/s. Optional
single-rail NRZ receive data latched by the rising edge of RLCK.
K3
RPD[2]
W1
RPD[3]
AF10
RPD[4]
W24
RPD[5]
J26
RPD[6]
C20
RPD[7]
B5
RP81]
C6
RND[1]
I
Receive Negative-Rail Data. Nonreturn-to-zero (NRZ) serial data
latched by the rising edge of RLCK. Data rates: DS1-1.544 Mbits/s;
CEPT-2.048 Mbits/s. In the single-rail mode, when RND = 1 the receive
bipolar violation counter increments once for each rising edge of RLCK.
L2
RND[2]
W2
RND[3]
AD9
RN[4]
V25
RND[5]
H25
RND[6]
B19
RND[7]
A5
RND[8]
* Iu indicates an internal pull-up, Id indicates an internal pull-down.
† After RESET is deasserted, the channel is in the default framing mode, as a function of the DS1/CEPT pin.
‡ Asserting this pin low will initially force RDY to a low state.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com