PCF85063TP datasheet(24/46 Pages) NXP

24 / 46 page

PCF85063TP

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 2 — 15 April 2013

24 of 46

NXP Semiconductors

PCF85063TP

Tiny Real-Time Clock/calendar

9.5 I2C-bus protocol

9.5.1 Addressing

One I2C-bus slave address (1010001) is reserved for the PCF85063TP. The entire

I2C-bus slave address byte is shown in Table 29.

After a START condition, the I2C slave address has to be sent to the PCF85063TP device.

The R/W bit defines the direction of the following single or multiple byte data transfer

(R/W = 0 for writing, R/W = 1 for reading). For the format and the timing of the START

condition (S), the STOP condition (P) and the acknowledge bit (A) refer to the I2C-bus

characteristics (see Ref. 12 “UM10204”). In the write mode, a data transfer is terminated

by sending either the STOP condition or the START condition of the next data transfer.

9.5.2 Clock and calendar READ or WRITE cycles

The I2C-bus configuration for the different PCF85063TP READ and WRITE cycles is

shown in Figure 17 and Figure 18. The register address is a 4-bit value that defines which

Table 29.

I2C slave address byte

Slave address

Bit

MSB

LSB

1R/W

Fig 17. Master transmits to slave receiver (WRITE mode)

$ 36

DFNQRZOHGJH

IURP3&)73

DFNQRZOHGJH

IURP3&)73

DFNQRZOHGJH

IURP3&)73

VODYHDGGUHVV

ZULWHELW

UHJLVWHUDGGUHVV

KWR$K

WRQ

GDWDE\WHV

DDD

67$57

6723

PCF85063TP Datasheet(PDF) 24 Page - NXP Semiconductors

PCF85063TP Datasheet(HTML) 24 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46

Datasheet Download

Link URL