| Electronic Components Datasheet Search |
|
LSM330DLC Datasheet(PDF) 17 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
LSM330DLC Datasheet(HTML) 17 Page - STMicroelectronics |
|
17 / 66 page ![]() LSM330DLC Module specifications Doc ID 022162 Rev 2 17/66 2.4.2 I2C - inter IC control interface Subject to general operating conditions for Vdd and TOP. Figure 4. I2C slave timing diagram(e) Table 7. I2C slave timing values Symbol Parameter(1) I2C standard mode (1) I2C fast mode (1) Unit Min Max Min Max f(SCL) SCL clock frequency 0 100 0 400 KHz tw(SCLL) SCL clock low time 4.7 1.3 µs tw(SCLH) SCL clock high time 4.0 0.6 tsu(SDA) SDA setup time 250 100 ns th(SDA) SDA data hold time 0.01 3.45 0 0.9 µs tr(SDA) tr(SCL) SDA and SCL rise time 1000 20 + 0.1Cb (2) 300 ns tf(SDA) tf(SCL) SDA and SCL fall time 300 20 + 0.1Cb (2) 300 th(ST) START condition hold time 4 0.6 µs tsu(SR) Repeated START condition setup time 4.7 0.6 tsu(SP) STOP condition setup time 4 0.6 tw(SP:SR) Bus free time between STOP and START condition 4.7 1.3 1. SCL (SCL_A/G pin), SDA (SDA_A/G pin) 2. Cb = total capacitance of one bus line, in pF e. Measurement points are done at 0.2·Vdd_IO and 0.8·Vdd_IO, for both ports |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |