| Electronic Components Datasheet Search |
|
ST7LITE20F2 Datasheet(PDF) 55 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST7LITE20F2 Datasheet(HTML) 55 Page - STMicroelectronics |
|
55 / 166 page ![]() ST7LITE20F2 ST7LITE25F2 ST7LITE29F2 Power saving modes Doc ID 8349 Rev 5 55/166 ones which get their clock supply from another clock generator (such as an external or auxiliary oscillator). The compatibility of Watchdog operation with HALT mode is configured by the “WDGHALT” option bit of the option byte. The HALT instruction when executed while the Watchdog system is enabled, can generate a Watchdog RESET (see Section 15.1: Option bytes for more details). Figure 24. HALT timing overview HALT Run Run 256 or 4096 CPU cycle delay Reset or interrupt HALT instruction Fetch vector [ACTIVE-HALT disabled] |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |