ST7LITE20F2 datasheet(74/166 Pages) STMICROELECTRONICS

74 / 166 page

On-chip peripherals

ST7LITE20F2 ST7LITE25F2 ST7LITE29F2

74/166

Doc ID 8349 Rev 5

11.2.2

Main features

●

12-bit upcounter with 12-bit autoreload register (ATR)

●

Maskable overflow interrupt

●

Generation of four independent PWMx signals

●

Frequency 2 kHz-4 MHz (@ 8 MHz fCPU)

–

programmable duty-cycles

–

polarity control

–

programmable output modes

–

maskable Compare interrupt

●

Input capture

–

12-bit input capture register (ATICR)

–

triggered by rising and falling edges

–

maskable IC interrupt.

Figure 34. Block diagram

11.2.3

Functional description

PWM mode

This mode allows up to four Pulse Width Modulated signals to be generated on the PWMx

output pins. The PWMx output signals can be enabled or disabled using the OEx bits in the

PWMCR register.

ATCSR

CMPIE

OVFIE

OVF

CK0

CK1

ICIE

ICF

12-bit autoreload register

12-bit upcounter

CMPF2

CMPF1

CMPF3

CMPF0

CMP

request

OVF interrupt

request

fCPU

ATIC

12-bit input capture register

IC interrupt

request

ATR

ATICR

fCOUNTER

CNTR

32 MHz

(1 ms

fLTIMER

@ 8MHz)

CMPFx bit

polarity

OPx bit

PWMx

Comp-

pare

fPWM

OEx bit

4 PWM channels

interrupt

timebase

DCR0H

DCR0L

Preload

on OVF Event

12-bit duty cycle value (shadow)

if TRAN=1

ST7LITE20F2 Datasheet(PDF) 74 Page - STMicroelectronics

ST7LITE20F2 Datasheet(HTML) 74 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL