Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

ST7LITE20F2 Datasheet(PDF) 106 Page - STMicroelectronics

Part # ST7LITE20F2
Description  8-bit microcontroller with single voltage Flash memory, data EEPROM, ADC, Timers, SPI
PDF  166 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST7LITE20F2 Datasheet(HTML) 106 Page - STMicroelectronics

Back Button ST7LITE20F2 Datasheet HTML 102Page - STMicroelectronics ST7LITE20F2 Datasheet HTML 103Page - STMicroelectronics ST7LITE20F2 Datasheet HTML 104Page - STMicroelectronics ST7LITE20F2 Datasheet HTML 105Page - STMicroelectronics ST7LITE20F2 Datasheet HTML 106Page - STMicroelectronics ST7LITE20F2 Datasheet HTML 107Page - STMicroelectronics ST7LITE20F2 Datasheet HTML 108Page - STMicroelectronics ST7LITE20F2 Datasheet HTML 109Page - STMicroelectronics ST7LITE20F2 Datasheet HTML 110Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 106 / 166 page
background image
On-chip peripherals
ST7LITE20F2 ST7LITE25F2 ST7LITE29F2
106/166
Doc ID 8349 Rev 5
11.5.4
Low power modes
Note:
The A/D converter may be disabled by resetting the ADON bit. This feature allows reduced
power consumption when no conversion is needed and between single shot conversions.
11.5.5
Interrupts
None.
11.5.6
Register Description
Control/status register (ADCCSR)
Read/Write (Except Bit 7 read only)
Reset Value: 0000 0000 (00h)
●
Bit 7 =
EOC End of Conversion
This bit is set by hardware. It is cleared by software reading the ADCDRH register.
0: Conversion is not complete
1: Conversion complete.
●
Bit 6 =
SPEED ADC clock selection
This bit is set and cleared by software. It is used together with the SLOW bit to
configure the ADC clock speed. Refer to the table in the SLOW bit description.
●
Bit 5 =
ADON A/D Converter on
This bit is set and cleared by software.
0: A/D converter and amplifier are switched off
1: A/D converter and amplifier are switched on.
●
Bits 4:3 =
Reserved. Must be kept cleared.
●
Bits 2:0 =
CH[2:0] Channel Selection
These bits are set and cleared by software. They select the analog input to convert.
Table 44.
Low power modes effects
Mode
Description
WAIT
No effect on A/D Converter
HALT
A/D Converter disabled.
After wakeup from HALT mode, the A/D Converter requires a stabilization time
tSTAB (see Electrical Characteristics) before accurate conversions can be
performed.
7
0
EOC
SPEED
ADON
0
CH3
CH2
CH1
CH0
Table 45.
Channel selection bits
Channel pin(1)
CH2
CH1
CH0
AIN0
000
AIN1
001



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com