Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

ST7LITE25F2 Datasheet(PDF) 142 Page - STMicroelectronics

Part # ST7LITE25F2
Description  8-bit microcontroller with single voltage Flash memory, data EEPROM, ADC, Timers, SPI
PDF  166 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST7LITE25F2 Datasheet(HTML) 142 Page - STMicroelectronics

Back Button ST7LITE25F2 Datasheet HTML 138Page - STMicroelectronics ST7LITE25F2 Datasheet HTML 139Page - STMicroelectronics ST7LITE25F2 Datasheet HTML 140Page - STMicroelectronics ST7LITE25F2 Datasheet HTML 141Page - STMicroelectronics ST7LITE25F2 Datasheet HTML 142Page - STMicroelectronics ST7LITE25F2 Datasheet HTML 143Page - STMicroelectronics ST7LITE25F2 Datasheet HTML 144Page - STMicroelectronics ST7LITE25F2 Datasheet HTML 145Page - STMicroelectronics ST7LITE25F2 Datasheet HTML 146Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 142 / 166 page
background image
Electrical characteristics
ST7LITE20F2 ST7LITE25F2 ST7LITE29F2
142/166
Doc ID 8349 Rev 5
Figure 86. SPI slave timing diagram with CPHA = 0(1)
1.
Measurement points are done at CMOS levels: 0.3xVDD and 0.7xVDD.
2.
When no communication is on-going the data output line of the SPI (MOSI in master mode, MISO in slave
mode) has its alternate function capability released. In this case, the pin status depends on the I/O port
configuration.
Figure 87. SPI Slave Timing Diagram with CPHA = 1(1)
1.
Measurement points are done at CMOS levels: 0.3xVDD and 0.7xVDD.
2.
When no communication is on-going the data output line of the SPI (MOSI in master mode, MISO in slave
mode) has its alternate function capability released. In this case, the pin status depends on the I/O port
configuration.
3.
Depends on fCPU. For example, if fCPU = 8MHz, then TCPU = 1/ fCPU = 125ns and tSU(SS) = 550ns
SS INPUT
CPHA=0
MOSI INPUT
MISO OUTPUT
CPHA=0
tc(SCK)
tw(SCKH)
tw(SCKL)
tr(SCK)
tf(SCK)
tv(SO)
ta(SO)
tsu(SI)
th(SI)
MSB OUT
MSB IN
BIT6 OUT
LSB IN
LSB OUT
CPOL=0
CPOL=1
tsu(SS)
th(SS)
tdis(SO)
th(SO)
BIT1 IN
(2)
(2)
SS INPUT
CPHA=0
MOSI INPUT
MISO OUTPUT
CPHA=0
tw(SCKH)
tw(SCKL)
tr(SCK)
tf(SCK)
ta(SO)
tsu(SI)
th(SI)
MSB OUT
BIT6 OUT
LSB OUT
CPOL=0
CPOL=1
tsu(SS)
th(SS)
tdis(SO)
th(SO)
(2)
tc(SCK)
HZ
tv(SO)
MSB IN
LSB IN
BIT1 IN
(2)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com