H5TC2G43EFR-RDA datasheet(19/33 Pages) HYNIX

19 / 33 page

Rev. 1.1 / Apr. 2013

Table 3 - IDD0 Measurement-Loop Patterna)

a) DM must be driven LOW all the time. DQS, DQS are MID-LEVEL.

b) DQ signals are MID-LEVEL.

Datab)

ACT

100

1,2

D, D

000

3,4

D, D

100

...

repeat pattern 1...4 until nRAS - 1, truncate if necessary

nRAS

PRE

000

...

repeat pattern 1...4 until nRC - 1, truncate if necessary

1*nRC+0

ACT

1*nRC+1, 2

D, D

1*nRC+3, 4

D, D

100

...

repeat pattern 1...4 until 1*nRC + nRAS - 1, truncate if necessary

1*nRC+nRAS

PRE

...

repeat pattern 1...4 until 2*nRC - 1, truncate if necessary

2*nRC

repeat Sub-Loop 0, use BA[2:0] = 1 instead

4*nRC

repeat Sub-Loop 0, use BA[2:0] = 2 instead

6*nRC

repeat Sub-Loop 0, use BA[2:0] = 3 instead

8*nRC

repeat Sub-Loop 0, use BA[2:0] = 4 instead

10*nRC

repeat Sub-Loop 0, use BA[2:0] = 5 instead

12*nRC

repeat Sub-Loop 0, use BA[2:0] = 6 instead

14*nRC

repeat Sub-Loop 0, use BA[2:0] = 7 instead

H5TC2G43EFR-RDA Datasheet(PDF) 19 Page - Hynix Semiconductor

H5TC2G43EFR-RDA Datasheet(HTML) 19 Page - Hynix Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33

Datasheet Download

Link URL