CDCLVD110A

www.ti.com

SCAS841C – FEBRUARY 2007 – REVISED NOVEMBER 2009

PIN FUNCTIONS

PIN

I/O

DESCRIPTION

NAME

NO.

CK

1

I

Control register input clock, features a 120-k. pullup resistor

SI

2

I

Control register serial input/CLK Select, features a 120-k. pulldown resistor

CLK0

3

I

True differential input, LVDS

CLK0

4

I

Complementary differential input, LVDS

5

O

Reference voltage output

CLK1

6

I

True differential input, LVDS

CLK1

7

I

Complementary differential input, LVDS

EN

8

I

Control enable (for programmability), features a 120-k. pulldown resistor, input

9, 25

Device ground

16, 32

Supply voltage

11, 13, 15, 18, 20, 22,

Q [9:0]

O

Clock outputs, these outputs provide low-skew copies of CLKIN

24, 27, 29, 31

10, 12, 14, 17, 19,

Q[9:0]

O

Complementary clock outputs, these outputs provide low-skew copies of CLKIN

21,23, 26, 28, 30

The PowerPAD of the QFN32 package is thermally connected to the die to improve the

PowerPAD™

0

I/O

heat transfer out of the package. This pad is connected to GND.

ABSOLUTE MAXIMUM RATINGS

(1)

VALUE

UNIT

Supply voltage

–0.3 to 2.8

V

Input voltage

V

VI Output voltage

V

Driver short circuit current, Qn, Qn

Continuous

ESD

Electrostatic discharge (HBM 1.5 k

Ω, 100 pF)

>2000

V

(1)

Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings

only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating

conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

MIN

NOM

MAX

UNIT

Supply voltage

2.375

2.5

2.625

V

Receiver common-mode input voltage

V

Operating free-air temperature

–40

85

°C

Copyright © 2007–2009, Texas Instruments Incorporated

Submit Documentation Feedback

3

Product Folder Link(s): CDCLVD110A