REF

1

2

3

4

5

6

7

8

+IN

-IN

GND

OUT

V

+

LMP7300

SNOSAT7F – AUGUST 2007 – REVISED MARCH 2013

www.ti.com

CONNECTION DIAGRAM

Top View

Figure 1. 8-Pin VSSOP (See DGK Package)

8-Pin SOIC (See D Package)

Pin Descriptions

Symbol

Pin Name

Description

The +IN has a common-mode voltage range from 1V above the negative rail to, and including, the

Non-Inverting Comparator

positive rail. Internal ESD diodes, connected from the +IN pin to the rails, protect the input stage

+IN

Input

from overvoltage. If the input voltage exceeds the rails, the diodes turn on and clamp the input to a

safe level.

The

−IN has a common-mode voltage range from 1V above the negative rail to, and including, the

positive rail. Internal ESD diodes, connected from the

−IN pin to the rails, protects the input stage

−IN

Inverting Comparator Input

from overvoltage. If the input voltage exceeds the rails, the diodes turn on and clamp the input to a

safe level.

This pin may be connected to a negative DC voltage source for applications requiring a dual

supply. If connected to a negative supply, decouple this pin with 0.1 µF ceramic capacitor to

GND

Ground

ground. The internal reference output voltage is referenced to this pin. GND is the die substrate

connection.

The output is an open-collector. It can drive voltage loads by using a pullup resistor, or it can drive

OUT

Comparator Output

current loads by sinking a maximum output current. This pin may be taken to a maximum of +12V

with respect to the ground pin, irrespective of supply voltage.

HYSTN

Negative Hysteresis Pin

HYSTP

Positive Hysteresis pin

state.

Reference Voltage Output

This is the output pin of a 2.048V band gap precision reference.

REF

Pin

The supply voltage range is 2.7V to 12V. Decouple this pin with 0.1

μF ceramic capacitor to

Positive Supply Terminal

ground.

6

Submit Documentation Feedback

Copyright © 2007–2013, Texas Instruments Incorporated

Product Folder Links: LMP7300