V

+

GND

V

+

2.048V

GND

INP

INN

HYSTP

HYSTN

OUT

+

-

+

-

1 M:

VIN

0

1

OUTPUT

STATE

-10 mV

+3 mV

V

+

GND

V

+

2.048V

GND

INP

INN

HYSTP

HYSTN

OUT

1.47 k:

1%

1 M:

1%

+

-

+

-

1 M:

1%

4.91 k:

1%

1 M:

¨

©

§

¨

©

§

LMP7300

SNOSAT7F – AUGUST 2007 – REVISED MARCH 2013

www.ti.com

(1)

Figure 13. Typical Micropower Application to Set Asymmetric Positive and

Negative Hysteresis of

−10 mV, +3 mV

Figure 14. Typical Micropower Application to Set Asymmetric Positive and

Negative Hysteresis of

−10 mV, +3 mV

Figure 16 shows the configuration with no hysteresis when the HYSTP and HYSTN pins are connected together

system noise.

Figure 15. Typical Configuration for No Hysteresis

10

Submit Documentation Feedback

Copyright © 2007–2013, Texas Instruments Incorporated

Product Folder Links: LMP7300