74LVC1G06

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Product data sheet

Rev. 10 — 29 June 2012

2 of 18

NXP Semiconductors

74LVC1G06

Inverter with open-drain output

3.

Ordering information

4.

Marking

[1]

The pin 1 indicator is located on the lower left corner of the device, below the marking code.

5.

Functional diagram

Table 1.

Ordering information

Type number

Package

Temperature range

Name

Description

Version

74LVC1G06GW

40 C to +125 C

TSSOP5

plastic thin shrink small outline package;

5 leads; body width 1.25 mm

SOT353-1

74LVC1G06GV

40 C to +125 C

SC-74A

plastic surface-mounted package; 5 leads

SOT753

74LVC1G06GM

40 C to +125 C

XSON6

plastic extremely thin small outline package;

no leads; 6 terminals; body 1

 1.45  0.5 mm

SOT886

74LVC1G06GF

40 C to +125 C

XSON6

plastic extremely thin small outline package;

no leads; 6 terminals; body 1

 1  0.5 mm

SOT891

74LVC1G06GN

40 C to +125 C

XSON6

extremely thin small outline package; no leads;

6 terminals; body 0.9

 1.0  0.35 mm

SOT1115

74LVC1G06GS

40 C to +125 C

XSON6

extremely thin small outline package; no leads;

6 terminals; body 1.0

 1.0  0.35 mm

SOT1202

74LVC1G06GX

40 C to +125 C

X2SON5

X2SON5: plastic thermal enhanced extremely

thin small outline package; no leads; 5

terminals; body 0.8

 0.8  0.35 mm

SOT1226

Table 2.

Marking codes

Type number

Marking[1]

74LVC1G06GW

VR

74LVC1G06GV

V06

74LVC1G06GM

VR

74LVC1G06GF

VR

74LVC1G06GN

VR

74LVC1G06GS

VR

74LVC1G06GX

VR

Fig 1.

Logic symbol

Fig 2.

IEC logic symbol

Fig 3.

Logic diagram

mna618

AY

2

4

mna619

4

2

A

Y

mna620

Y

GND

A