MP38900/MP38900-B–HIGHEFFICIENCY,FASTTRANSIENTSYNCHRONOUSSTEP-DOWNCONVERTER

MP38900/MP38900-B Rev. 1.1

www.MonolithicPower.com

14

6/25/2012

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.

© 2012 MPS. All Rights Reserved.

SW

ON

ESR

OUT

tt

0.7

2

R

C







(4)

When using a large-ESR capacitor on the output,

add a ceramic capacitor with a value of 10uF or

less to in parallel to minimize the effect of ESL.

Ramp with Small ESR Cap

When the output capacitors are ceramic ones,

the ESR ripple is not high enough to stabilize the

system, and external ramp compensation is

needed. Skip to application information section

for design steps with small ESR caps.

.

R1

R2

Ceramic

SW

FB

Vout

L

R4

C4

R9

Figure 8: Simplified Circuit in PWM Mode with

External Ramp Compensation

Figure 8 shows a simplified external ramp

compensation (R4 and C4) for PWM mode, with

HS-FET off. Chose R1, R2, R9 and C4 of the

external ramp to meet the following condition:

12

9

SW

4

1

2

RR

11

R

2F

C

5

R

R



















(5)

Where:

R4

C4

FB

C4

II

I

I





(6)

as:

IN

OUT

12

RAMP

ON

44

1

2

9

VV

R//R

Vt

RC

R //R

R









(7)

follows

OUT

RAMP

SLOPE1

off

4

4

V

V

V

tR

C









(8)

As can be seen from equation 8, if there is

instability in PWM mode, we can reduce either

R4 or C4. If C4 can not be reduced further due to

limitation from equation 5, then we can only

reduce R4. For a stable PWM operation, the

SW

ON

-3

ESR

OUT

slope1

OUT

OUT

SW

on

tt

+-R

C

Io 10

0.7 π

2

-V

V

+

2L C

t

-t









(9)

Where Io is the load current.

ripple is the same whether the external ramp is

used or not. Figure 9 shows the simplified circuit

of the skip mode when both the HS-FET and LS-

FET are off.

Figure 9: Simplified Circuit in skip Mode

mode can be determined as follow:



REF

SLOPE2

12

OUT

V

V

(R

R // Ro) C







(10)

Where Ro is the equivalent load resistor.

mode is lower than that is in the PWM mode, so

it is reasonable that the jitter in the skip mode is

larger. If one wants a system with less jitter

during ultra light load condition, the values of the

will decrease the light load efficiency.