Electronic Components Datasheet Search
  English  ▼

X  

AM53CF94KC Datasheet(PDF) 30 Page - Advanced Micro Devices

Part # AM53CF94KC
Description  Enhanced SCSI-2 Controller (ESC)
PDF  76 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMD [Advanced Micro Devices]
Direct Link  http://www.amd.com
Logo AMD - Advanced Micro Devices

AM53CF94KC Datasheet(HTML) 30 Page - Advanced Micro Devices

Back Button AM53CF94KC Datasheet HTML 26Page - Advanced Micro Devices AM53CF94KC Datasheet HTML 27Page - Advanced Micro Devices AM53CF94KC Datasheet HTML 28Page - Advanced Micro Devices AM53CF94KC Datasheet HTML 29Page - Advanced Micro Devices AM53CF94KC Datasheet HTML 30Page - Advanced Micro Devices AM53CF94KC Datasheet HTML 31Page - Advanced Micro Devices AM53CF94KC Datasheet HTML 32Page - Advanced Micro Devices AM53CF94KC Datasheet HTML 33Page - Advanced Micro Devices AM53CF94KC Datasheet HTML 34Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 76 page
background image
P R E L I M I N A R Y
AMD
30
Am53CF94/Am53CF96
the PERE bit is reset and bad parity occurs it is not de-
tected and no action is taken.
CNTLREG1 – Bit 3 – STE – Self Test Enable
The STE bit is for test use only. When the STE bit is set
the device is placed in a test mode which enables the
device to access the test register at address 0AH. To re-
set this bit and to resume normal operation the device
must be issued a hard or soft reset.
CNTLREG1 – Bit 2:0 – CID 2:0 – Chip ID 2:0
The Chip ID 2:0 bits specify the binary coded value of
the device ID on the SCSI bus. The device will arbitrate
with this ID and will respond to Selection or Reselection
to this ID. At power-up the state of these bit are unde-
fined. These bits are not affected by hard or soft reset.
Clock Factor Register (09H) Write
3
Clock Factor Register
CLKFREG
Address: 09H
Type: Write
7654
210
RES
RES
RES
RES
RES
CLKF2
CLKF1
CLKF0
xxxxx
0
1
0
Reserved
Reserved
Reserved
Reserved
Clock Factor 2:0
Reserved
17348B-29
The Clock Factor Register (CLKFREG) must be set to
indicate the input frequency range of the device. This
value is crucial for controlling various timings to meet the
SCSI specification. The value of bits CLKF 2:0 can be
calculated by rounding off the quotient of (Input Clock
Frequency in MHz)/(5 MHz). The device has a fre-
quency range of 10 to 40 MHz.
CLKFREG – Bits 7:3 – RES – Reserved
CLKFREG – Bits 2:0 – CLKF 2:0 – Clock Factor 2:0
The CLKF 2:0 bits specify the binary coded value of the
clock factor. The CLKF 2:0 bits will default to a value of 2
by a hard or soft reset.
Input Clock
CLKF2
CLKF1
CLKF0
Frequency in MHz
01
0
10
0
1
1
10.01 to 15
1
0
0
15.01 to 20
1
0
1
20.01 to 25
1
1
0
25.01 to 30
1
1
1
30.01 to 35
0
0
0
35.01 to 40



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com