Electronic Components Datasheet Search
  English  ▼

X  

PAS6371 Datasheet(PDF) 10 Page - Pixart Imaging Inc.

Part # PAS6371
Description  CMOS VGA DIGITAL IMAGE SENSOR
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PIXART [Pixart Imaging Inc.]
Direct Link  http://www.pixart.com.tw
Logo PIXART - Pixart Imaging Inc.

PAS6371 Datasheet(HTML) 10 Page - Pixart Imaging Inc.

Back Button PAS6371 Datasheet HTML 6Page - Pixart Imaging Inc. PAS6371 Datasheet HTML 7Page - Pixart Imaging Inc. PAS6371 Datasheet HTML 8Page - Pixart Imaging Inc. PAS6371 Datasheet HTML 9Page - Pixart Imaging Inc. PAS6371 Datasheet HTML 10Page - Pixart Imaging Inc. PAS6371 Datasheet HTML 11Page - Pixart Imaging Inc. PAS6371 Datasheet HTML 12Page - Pixart Imaging Inc. PAS6371 Datasheet HTML 13Page - Pixart Imaging Inc. PAS6371 Datasheet HTML 14Page - Pixart Imaging Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 20 page
background image
PixArt Imaging Inc.
PAS6371LT
CMOS Image Sensor IC
All rights strictly reserved any portion in this paper shall not be reproduced, copied or transformed to any other forms without permission.
10
PixArt Imaging Inc.
E-mail: fae_service@pixart.com.tw
V1.1,
2008/04/09
I2C
TM Bus Timing
I2C
TM Bus Timing Specification
Standard Mode
Parameter
Symbol
Min.
Max
Unit
SCL clock frequency.
fscl
10
400
KHz
Hold time ( repeated ) Start condition.
After this period, the first clock pulse is generated.
tHD:STA
4.0
-
µs
Low period of the SCL
clock.
tLOW
4.7
-
µs
High period of the SCL clock.
tHIGH
0.75
-
µs
Set-up time for a repeated START condition.
tSU;STA
4.7
-
µs
Data hold time. For I2C-bus device.
tHD;DAT
0
3.45
µs
Data set-up time.
tSU;DAT
250
-
ns
Rise time of both SDA and SCL signals.
tr
30
N.D.
ns
( notel )
Fall time of both SDA and SCL signals.
tf
30
N.D.
ns
( notel )
Set-up time for STOP condition.
tSU;STO
4.0
-
µs
Bus free time between a STOP and START.
tBUF
4.7
-
µs
Capacitive load for each bus line.
Cb
1
15
pF
Noise margin at LOW level for each connected device.
( Including hysteresis )
VnL
0.1
VDD
-
V
Noise margin at HIGH level for each connected device.
( including hysteresis )
VnH
0.2
VDD
-
V
Note : It depends on the “high” period time of SCL.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com