| Electronic Components Datasheet Search |
|
AS8515 Datasheet(PDF) 44 Page - ams AG |
|
|
|||||||||||||||||||||||||||||
AS8515 Datasheet(HTML) 44 Page - ams AG |
|
44 / 65 page ![]() www.ams.com Revision 0.7 44 - 65 AS8515 Datasheet - 4-W i re SPI Interf ace 9 4-Wire SPI Interface The SPI interface can also be used as interface between the AS8515 and an external micro-controller to configure the device and access the status information. Micro-controller begins communication with the SPI configured as a slave. The SPI protocol is very simple and the length of each frame is an integer multiple of byte except when a transmission is started. Basically each frame has 1 command bits, 5 address/ configuration bits, 1 or more data bytes. SPI clock polarity settings depend on the value of the SCLK on the CS falling edge. This setting is done on each start of the SPI transaction. During the transaction SPI clock polarity will be fixed to the settings done. On the CS falling edge the values on SCLK signal decide setting of the active SPI clock edge for data transfer (see Table 46). 9.1 SPI Timing Parameters Table 46. CS and SCLK CS 1 1. Pin CST is used to program top device and pin CSB is used to program bottom device. SCLK Description FALL LOW Serial data transferred on rising edge of SPI clock. Sampled at falling edge of SPI clock. FALL HIGH Serial data transferred on falling edge of SPI clock. Sampled at rising edge of SPI clock. ANY ANY Serial data transfer edge is unchanged. Table 47. 4-Wire Serial Port Interface Symbol Parameter Conditions Min Typ Max Units General BRSPI Bit rate 250 Kbps TSCLKH Clock high time 2 µs TSCLKL Clock low time 2 µs Write Timing tDIS Data in setup time 20 ns tDIH Data in hold time 10 ns TCSH CS hold time 20 ns Read Timing tDOD Data out delay 80 ns tDOHZ Data out to high impedance delay Time for the SPI to release the SDO bus 80 ns Timing parameters when entering 4-Wire SPI mode (for determination of CLK polarity) tCPS Clock setup time (CLK polarity) Setup time of SCLK with respect to CS falling edge 20 ns tCPHD Clock hold time (CLK polarity) Hold time of SCLK with respect to CS falling edge 20 ns |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |