Electronic Components Datasheet Search
  English  ▼

X  

AS8515 Datasheet(PDF) 44 Page - ams AG

Part # AS8515
Description  Data Acquisition System with Power Management and LIN Transceiver for 12V Battery Sensor Applications
PDF  65 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMSCO [ams AG]
Direct Link  http://www.ams.com
Logo AMSCO - ams AG

AS8515 Datasheet(HTML) 44 Page - ams AG

Back Button AS8515 Datasheet HTML 40Page - ams AG AS8515 Datasheet HTML 41Page - ams AG AS8515 Datasheet HTML 42Page - ams AG AS8515 Datasheet HTML 43Page - ams AG AS8515 Datasheet HTML 44Page - ams AG AS8515 Datasheet HTML 45Page - ams AG AS8515 Datasheet HTML 46Page - ams AG AS8515 Datasheet HTML 47Page - ams AG AS8515 Datasheet HTML 48Page - ams AG Next Button
Zoom Inzoom in Zoom Outzoom out
 44 / 65 page
background image
www.ams.com
Revision 0.7
44 - 65
AS8515
Datasheet - 4-W i re SPI Interf ace
9 4-Wire SPI Interface
The SPI interface can also be used as interface between the AS8515 and an external micro-controller to configure the device and access the
status information. Micro-controller begins communication with the SPI configured as a slave. The SPI protocol is very simple and the length of
each frame is an integer multiple of byte except when a transmission is started. Basically each frame has 1 command bits, 5 address/
configuration bits, 1 or more data bytes. SPI clock polarity settings depend on the value of the SCLK on the CS falling edge. This setting is done
on each start of the SPI transaction. During the transaction SPI clock polarity will be fixed to the settings done. On the CS falling edge the values
on SCLK signal decide setting of the active SPI clock edge for data transfer (see Table 46).
9.1 SPI Timing Parameters
Table 46. CS and SCLK
CS
1
1. Pin CST is used to program top device and pin CSB is used to program bottom device.
SCLK
Description
FALL
LOW
Serial data transferred on rising edge of SPI clock.
Sampled at falling edge of SPI clock.
FALL
HIGH
Serial data transferred on falling edge of SPI clock.
Sampled at rising edge of SPI clock.
ANY
ANY
Serial data transfer edge is unchanged.
Table 47. 4-Wire Serial Port Interface
Symbol
Parameter
Conditions
Min
Typ
Max
Units
General
BRSPI
Bit rate
250
Kbps
TSCLKH
Clock high time
2
µs
TSCLKL
Clock low time
2
µs
Write Timing
tDIS
Data in setup time
20
ns
tDIH
Data in hold time
10
ns
TCSH
CS hold time
20
ns
Read Timing
tDOD
Data out delay
80
ns
tDOHZ
Data out to high impedance delay
Time for the SPI to release the SDO bus
80
ns
Timing parameters when entering 4-Wire SPI mode (for determination of CLK polarity)
tCPS
Clock setup time
(CLK polarity)
Setup time of SCLK with respect to
CS falling edge
20
ns
tCPHD
Clock hold time
(CLK polarity)
Hold time of SCLK with respect to
CS falling edge
20
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com