CAT28HT64 datasheet(6/10 Pages) CATALYST

6 / 10 page

CAT28HT64

8-44

Advanced

Stock No. 21064-04 2/98

Byte Write

A write cycle is executed when both CE and WE are low,

and OE is high. Write cycles can be initiated using either

WE or CE, with the address input being latched on the

falling edge of WE or CE, whichever occurs last. Data,

conversely, is latched on the rising edge of WE or CE,

whichever occurs first. Once initiated, a byte write cycle

automatically erases the addressed byte and the new

data is written within 5 ms.

DEVICE OPERATION

Read

Data stored in the CAT28HT64 is transferred to the data

bus when WE is held high, and both OE and CE are held

low. The data bus is set to a high impedance state when

either CE or OE goes high. This 2-line control architec-

ture can be used to eliminate bus contention in a system

environment.

Figure 3. Read Cycle

28HT64 F06

Figure 4. Byte Write Cycle [WE Controlled]

ADDRESS

DATA OUT

tAS

DATA IN

DATA VALID

HIGH-Z

tCS

tAH

tCH

tWC

tOEH

tBLC

tDH

tDS

tOES

tWP

5096 FHD F06

ADDRESS

tRC

DATA OUT

DATA VALID

tCE

tOE

tOH

tAA

tOHZ

tHZ

VIH

HIGH-Z

tLZ

tOLZ

CAT28HT64 Datasheet(PDF) 6 Page - Catalyst Semiconductor

CAT28HT64 Datasheet(HTML) 6 Page - Catalyst Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10

Datasheet Download

Link URL