Electronic Components Datasheet Search
  English  ▼

X  

OPA4830IPW Datasheet(PDF) 35 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor. Click here to check the latest version.
Part # OPA4830IPW
Description  Quad, Low-Power, Single-Supply, Wideband Operational Amplifier
PDF  45 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NSC [National Semiconductor (TI)]
Direct Link  http://www.national.com
Logo NSC - National Semiconductor (TI)

OPA4830IPW Datasheet(HTML) 35 Page - National Semiconductor (TI)

Back Button OPA4830IPW Datasheet HTML 31Page - National Semiconductor (TI) OPA4830IPW Datasheet HTML 32Page - National Semiconductor (TI) OPA4830IPW Datasheet HTML 33Page - National Semiconductor (TI) OPA4830IPW Datasheet HTML 34Page - National Semiconductor (TI) OPA4830IPW Datasheet HTML 35Page - National Semiconductor (TI) OPA4830IPW Datasheet HTML 36Page - National Semiconductor (TI) OPA4830IPW Datasheet HTML 37Page - National Semiconductor (TI) OPA4830IPW Datasheet HTML 38Page - National Semiconductor (TI) OPA4830IPW Datasheet HTML 39Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 45 page
background image
DC ACCURACY AND OFFSET CONTROL
THERMAL ANALYSIS
(NG=noninvertingsignalgainatdc)
(NG
V
)
(R
I
)
= (2
8mV)
(375
1.1 A)
= 16.41mV
±
´
W
m
OS(MAX)
F
OS(MAX)
+
´
±
´
´
´
±
(10)
P =5V
19mA+4
5 /(4
(150
||750 ))=295mW
W
D
´
´
´
W
2
MaximumT =+85 C+(0.295W
95 C/W)=+113 C
°
´
°
J
°
OPA4830
www.ti.com.................................................................................................................................................... SBOS350A – DECEMBER 2006 – REVISED MAY 2008
The
balanced
input
stage
of
a
wideband
Maximum desired junction temperature sets the
voltage-feedback op amp allows good output dc
maximum allowed internal power dissipation, as
accuracy in a wide variety of applications. The
described below. In no case should the maximum
power-supply current trim for the OPA4830 gives
junction temperature be allowed to exceed +150
°C.
even
tighter
control
than
comparable
products.
Operating junction temperature (TJ) is given by TA +
Although the high-speed input stage does require
PD × θJA. The total internal power dissipation (PD) is
relatively high input bias current (typically 5
µA out of
the sum of quiescent power (PDQ) and additional
each input terminal), the close matching between
power dissipated in the output stage (PDL) to deliver
them may be used to reduce the output dc error
load power. Quiescent power is simply the specified
caused by this current. This reduction is achieved by
no-load supply current times the total supply voltage
matching the dc source resistances appearing at the
across the part. PDL depends on the required output
two inputs. Evaluating the configuration of Figure 74
signal and load; though, for resistive loads connected
(which has matched dc input resistances), using
to mid-supply (VS/2), PDL is at a maximum when the
worst-case +25
°C input offset voltage and current
output is fixed at a voltage equal to VS/4 or 3VS/4.
specifications,
gives
a
worst-case
output
offset
Under this condition, PDL = VS
2/(16
× R
L), where RL
voltage equal to Equation 10:
includes feedback network loading.
Note that it is the power in the output stage, and not
into
the
load,
that
determines
internal
power
dissipation.
As a worst-case example, compute the maximum TJ
using an OPA4830 (TSSOP-14 package) in the circuit
of Figure 72 operating at the maximum specified
A fine-scale output offset null, or dc operating point
ambient temperature of +85
°C and driving a 150Ω
adjustment, is often required. Numerous techniques
load at mid-supply.
are available for introducing dc offset control into an
op amp circuit. Most of these techniques are based
on adding a dc current through the feedback resistor.
In
selecting
an
offset
trim
method,
one
key
consideration is the impact on the desired signal path
frequency response. If the signal path is intended to
Although this value is still well below the specified
be noninverting, the offset control is best applied as
maximum junction temperature, system reliability
an inverting summing signal to avoid interaction with
considerations may require lower ensured junction
the signal source. If the signal path is intended to be
temperatures.
The
highest
possible
internal
inverting,
applying
the
offset
control
to
the
dissipation occurs if the load requires current to be
noninverting input may be considered. Bring the dc
forced into the output at high output voltages or
offsetting current into the inverting input node through
sourced from the output at low output voltages. This
resistor values that are much larger than the signal
puts a high current through a large internal voltage
path resistors. This configuration ensures that the
drop in the output transistors.
adjustment circuit has minimal effect on the loop gain
and therefore the frequency response.
Copyright © 2006–2008, Texas Instruments Incorporated
Submit Documentation Feedback
35
Product Folder Link(s): OPA4830



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com