| Electronic Components Datasheet Search |
|
CS4281 Datasheet(PDF) 13 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
CS4281 Datasheet(HTML) 13 Page - Cirrus Logic |
|
13 / 36 page ![]() DS308PP4 13 CS4281 CrystalClear™ PCI Audio Interface CIRRUS LOGIC PRODUCT DATA SHEET Byte 3 Byte 2 Byte 1 Byte 0 Offset Device ID: R/O, 6005h for CS4281 Vendor ID: R/O, 1013h 00h Status Register, bits 15-0: Bit 15: Detected Parity Error: Error Bit Bit 14: Signalled SERR: R/O: 0 Bit 13: Received Master Abort: Error Bit Bit 12: Received Target Abort: Error Bit Bit 11: Signalled Target Abort: R/O 0 Bit 10-9: DEVSEL Timing: R/O, 01b (medium) Bit 8: Data Parity Error Detected: Error Bit Bit 7: Fast Back to Back Capable: R/O 0 Bit 6: User Definable Features: R/O 0 Bit 5: 66MHz Bus: R/O 0 Bit 4: New Capabilities: R/O 1 Bit 3-0: Reserved R/O 000 Reset Status State: 0210h Write of 1 to any error bit position clears it. Command Register, bits 15-0: Bit 15-10: Reserved, R/O 0 Bit 9: Fast B2B Enable: R/O 0 Bit 8: SERR Enable: R/O, 0 Bit 7: Wait Control: R/O 0 Bit 6: Parity Error Response: R/W, default 0 Bit 5: VGA Palette Snoop: R/O 0 Bit 4: MWI Enable: R/O 0 Bit 3: Special Cycles: R/O 0 Bit 2: Bus Master Enable: R/W, default 0 Bit 1: Memory Space Enable: R/W, default 0 Bit 0: IO Space Enable: R/O 0 04h Class Code: R/O 040100h Class 04h (multimedia device), Sub-class 01h (audio), Interface 00h Revision ID: R/O 01h 08h BIST: R/O 0 Header Type: Bit 7: R/O 0 Bit 6-0: R/O 0 (type 0) Latency Timer: Bit 7-3: R/W,default 0 Bit 2-0: R/O 0 Cache Line Size: R/O 0 0Ch Base Address Register 0 Device Control Register space, memory mapped. 4kByte size Bit 31-12: R/W, default 0. Compare address for register space accesses Bit 11 - 4: R/O 0, specifies 4kByte size Bit 3: R/O 0, Not Prefetchable (Cacheable) Bit 2-1: R/O 00, Location Type - Anywhere in 32 bit address space Bit 0: R/O 0, Memory space indicator 10h Base Address Register 1 Device Memory Array mapped into host system memory space, 64kByte size Bit 31-16: R/W, default 0. Compare address for memory array accesses Bit 15-4: R/O 0, specifies 64kByte size Bit 3: R/O 0, Not Prefetchable (Cacheable) Bit 2-1: R/O 00, Location Type - Anywhere in 32 bit address space Bit 0: R/O 0, Memory space indicator 14h Base Address Register 2: R/O 00000000h, Unused 18h Base Address Register 3: R/O 00000000h, Unused 1Ch Base Address Register 4: R/O 00000000h, Unused 20h Base Address Register 5: R/O 00000000h, Unused 24h Cardbus CIS Pointer: R/O 00000000h, Unused 28h Table 2. PCI Configuration Space |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |