Electronic Components Datasheet Search
  English  ▼

X  

CDB4392 Datasheet(PDF) 5 Page - Cirrus Logic

Part # CDB4392
Description  24-Bit, 192 kHz Stereo DAC with Volume Control?
PDF  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CDB4392 Datasheet(HTML) 5 Page - Cirrus Logic

  CDB4392 Datasheet HTML 1Page - Cirrus Logic CDB4392 Datasheet HTML 2Page - Cirrus Logic CDB4392 Datasheet HTML 3Page - Cirrus Logic CDB4392 Datasheet HTML 4Page - Cirrus Logic CDB4392 Datasheet HTML 5Page - Cirrus Logic CDB4392 Datasheet HTML 6Page - Cirrus Logic CDB4392 Datasheet HTML 7Page - Cirrus Logic CDB4392 Datasheet HTML 8Page - Cirrus Logic CDB4392 Datasheet HTML 9Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 42 page
background image
CS4392
DS459PP2
5
1. PIN DESCRIPTION - PCM DATA MODE
RST
1
Reset (Input) - Powers down device and resets all internal registers to their default settings.
VL
2
Logic Power (Input) - Positive power for the digital input/output.
SDATA
3
Serial Audio Data (Input) - Input for two’s complement serial audio data.
SCLK
4
Serial Clock (Input/Output) - Serial clock for the serial audio interface.
LRCK
5
Left Right Clock (Input/Output) - Determines which channel, Left or Right, is currently active on the
serial audio data line.
MCLK
6
Master Clock (Input) - Clock source for the delta-sigma modulator and digital filters.
FILT+
11
Positive Voltage Reference (Output) - Positive reference voltage for the internal sampling circuits.
CMOUT
12
Common Mode Voltage (Output) - Filter connection for internal quiescent voltage.
AMUTEC
BMUTEC
20
13
Mute Control (Output) - The Mute Control pin goes high during power-up initialization, reset, muting,
power-down or if the master clock to left/right clock frequency ratio is incorrect.
AOUTB-
AOUTB+
AOUTA+
AOUTA
14
15
18
19
Differential Analog Output (Outputs) - The full scale differential analog output level is specified in the
Analog Characteristics specification table.
AGND
16
Ground (Input)
VA
17
Analog Power (Input) - Positive power for the analog section.
Control Port Mode Definitions
M3
7
Mode Selection (Input) - This pins should be tied to GND level during control port mode.
SCL/CCLK
8
Serial Control Port Clock (Input) - Serial clock for the serial control port.
SDA/CDIN
9
Serial Control Data (Input/Output) - SDA is a data I/O line in I2C mode. CDIN is the input data line for
the control port interface in SPI mode.
AD0/CS
10
Address Bit 0 (I2C) / Control Port Chip Select (SPI) (Input/Output) - AD0 is achipaddress pininI2C
mode; CS is the chip select signal for SPI format.
Stand-Alone Mode Definitions
M3
M2
M1
M0
7
8
9
10
Mode Selection (Input) - Determines the operational mode of the device.
RST
AMUTEC
VL
AOUTA-
SDATA
AOUTA+
SCLK
VA
LRCK
AGND
MCLK
AOUTB+
M3
AOUTB-
(SCL/CCLK) M2
BMUTEC
(SDA/CDIN) M1
CMOUT
(AD0/CS)M0
FILT+
1
2
3
4
20
19
18
17
5
6
7
8
16
15
14
13
9
10
12
11



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com