ADS62P22 datasheet(13/78 Pages) TI1

13 / 78 page

ADS62P24, ADS62P25

ADS62P22, ADS62P23

www.ti.com

SLAS576C

– OCTOBER 2007 – REVISED OCTOBER 2011

DEVICE CONFIGURATION

ADS62P2X can be configured independently using either parallel interface control or serial interface

programming.

USING PARALLEL INTERFACE CONTROL ONLY

To control the device using the parallel interface, keep RESET tied to high (AVDD). Pins SEN, SCLK, CTRL1,

CTRL2 and CTRL3 can be used to directly control certain modes of the ADC. After power-up, the device will

automatically get configured as per the parallel pin voltage settings (Table 4 to Table 6).

In this mode, SEN and SCLK function as parallel analog control pins, which can be configured using a simple

resistor divider (Figure 5). Table 3 has a brief description of the modes controlled by the parallel pins.

Table 3. Parallel Pin Definition

TYPE OF PIN

CONTROLS MODES

SCLK

Analog control pins

Coarse gain and internal/external reference

(controlled by analog

SEN

LVDS/CMOS interface and output data format

voltage levels, see )

CTRL1

Digital control pins

CTRL2

(controlled by digital

Together control various power down modes and MUX mode.

logic levels)

CTRL3

USING SERIAL INTERFACE PROGRAMMING ONLY

To program the device using the serial interface, keep RESET low. Pins SEN, SDATA, and SCLK function as

serial interface digital pins and are used to access the internal registers of ADC. The registers must first be reset

to their default values either by applying a pulse on RESET pin or by setting bit

<RST> = 1. After reset, the

RESET pin must be kept low.

The serial interface section describes the register programming and register reset in more detail. Since the

parallel pins (CTRL1, CTRL2, CTRL3) are not used in this mode, they must be tied to ground.

USING BOTH SERIAL INTERFACE and PARALLEL CONTROLS

For increased flexibility, a combination of serial interface registers and parallel pin controls (CTRL1 to CTRL3)

can also be used to configure the device. To allow this, keep RESET low.

The parallel interface control pins CTRL1 to CTRL3 are available. After power-up, the device will automatically

get configured as per the voltage settings on these pins (Table 6).

SEN, SDATA, and SCLK function as serial interface digital pins and are used to access the internal registers of

ADC. The registers must first be reset to their default values either by applying a pulse on RESET pin or by

setting bit

<RST> = 1. After reset, the RESET pin must be kept low. The serial interface section describes the

Since the power down modes can be controlled using both the parallel pins and serial registers, the priority

between the two is determined by

<OVRD> bit. When <OVRD> bit = 0, pins CTRL1 to CTRL3 control the power

down modes. With

<OVRD> = 1, register bits <POWER DOWN> control these modes, over-riding the pin

settings.

ADS62P22 Datasheet(PDF) 13 Page - Texas Instruments

ADS62P22 Datasheet(HTML) 13 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78

Datasheet Download

Link URL