Electronic Components Datasheet Search
  English  ▼

X  

ML9271 Datasheet(PDF) 4 Page - List of Unclassifed Manufacturers

Part # ML9271
Description  48-Bit Grid/Anode VFD Driver
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC2 [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC2 - List of Unclassifed Manufacturers

ML9271 Datasheet(HTML) 4 Page - List of Unclassifed Manufacturers

  ML9271 Datasheet HTML 1Page - List of Unclassifed Manufacturers ML9271 Datasheet HTML 2Page - List of Unclassifed Manufacturers ML9271 Datasheet HTML 3Page - List of Unclassifed Manufacturers ML9271 Datasheet HTML 4Page - List of Unclassifed Manufacturers ML9271 Datasheet HTML 5Page - List of Unclassifed Manufacturers ML9271 Datasheet HTML 6Page - List of Unclassifed Manufacturers ML9271 Datasheet HTML 7Page - List of Unclassifed Manufacturers ML9271 Datasheet HTML 8Page - List of Unclassifed Manufacturers ML9271 Datasheet HTML 9Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 16 page
background image
FEDL9271-01
LAPIS Semiconductor
ML9271
4/16
PIN DESCRIPTION
Pin
Symbol
Type
Function
Description
1 to 17,
32 to 48,
50 to 63
HVO1
to
HVO48
O
Driver
Outputs
Driver output pins, which correspond to individual bits of the
shift register.
19,30
VDISP
Driver Power
Supply
Power supply pins for driver circuit. Both pin 19 and pin 30
should be connected externally.
27
VDD
Logic Power
Supply
Power supply pin for logic.
20,29
D-GND
Driver GND
GND pins for the driver circuits. Both pin 20 and pin 29 should
be connected externally.
21
L-GND
Logic GND
GND pin for the logic circuit.
22
DIN
l
Data Input
Input pin without pull-up or pull-down resistor. The input pin
to the shift register. Inputs to display data are synchronized
with the clock signal. (positive logic)
23
CLK
l
Clock Input
Input pin without pull-up or pull-down resistor. Data of the
shift register is shifted from one stage to the next on each
rising edge of the clock pulses.
24
LS
l
Latch Strobe
Input
Input pin without pull-up or pull-down resistor. When LS is
high, the latch is shunted and the shift register outputs
become latched. The latch holds the outputs from the shift
register just before LS goes from low to high.
25
CL
I
Clear Input
Clear input pin with a pull-up resistor. This pin is normally
low. On this condition, driver output changes to high or low
according to the latch output level. When CL is high, all driver
output pins are fixed to low.
26
CHG
I
Test Input
Test input pin with a pull-down resistor. This pin is normally
low. When CL is high, all driver output pins are fixed to low
irrespective of CHG. When CL is low and CHG is low, the
driver outputs change to high or low according to the latch
output level. When CHG is high and CL is low, all driver
outputs are high for testing.
28
DOUT
O
Data Output
Serial output pin from the shift register.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com