AT90PWM2 datasheet(254/365 Pages) ATMEL

254 / 365 page

254

4317K–AVR–03/2013

AT90PWM2/3/2B/3B

AT90PWM2B/3B:

On PWM2B/3B, the amplifier has been improved in order to speed-up the conversion time.The

proposed improvement takes advantage of the amplifier characteristics to ensure a conversion

in less time.

In order to have a better understanding of the functioning of the amplifier synchronization, a tim-

ing diagram example is shown Figure for AT90PWM2B/3B.

As soon as a conversion is requested thanks to the ADSC bit, the Analog to Digital Conversion

is started. In case the amplifier output is modified during the sample phase of the ADC, the on-

going conversion is aborted and restarted as soon as the output of the amplifier is stable. This

ensure a fast response time. The only precaution to take is to be sure that the trig signal (PSC)

frequency is lower than ADCclk/4.

Figure 21-16. Amplifier synchronization timing diagram for AT90PWM2B/3B

With change on analog input signal

Figure 21-17. Amplifier synchronization timing diagram for AT90PWM2B/3B

ADSC is set when the amplifier output is changing due to the amplifier clock

switch.

Valid sample

Delta V

4th stable sample

Signal to be

measured

AMPLI_clk

(Sync Clock)

CK ADC

PSCn_ASY

PSC

Block

ADSC

ADC

Activity

ADC

Sampling

ADC

Conv

ADC

Sampling

ADC

Conv

ADCResult

Ready

ADCResult

Ready

AT90PWM2 Datasheet(PDF) 254 Page - ATMEL Corporation

AT90PWM2 Datasheet(HTML) 254 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL