9

ICS1522

Serial ProgrammingTiming Diagram

NOTES:

1. R/Wn, READ=1 and WRITE=0

2. Address and data transmitted least significant bit first

3. 16 Positive-edge clocks required for complete data read/write (1-R/Wn, 3-Address,

11-Data, and 1 load data W/SELn HIGH)

4. SELn’s positive and negative transitions must occur on the same state of SCLK

5. An ICS1522 read consists of two consecutive cycles (1st cycle - SDATA is an input,

2nd cycle - SDATA is an output)