4-133

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without

notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate

and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which

may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com

CLOCK to Address

5

-

100

175

-

100

175

ns

10

-

65

125

-

-

-

ns

Memory Address to Chip Select

5

-

100

175

-

100

175

ns

10

-

75

125

-

-

-

ns

Memory Address to Address

5

-

80

125

-

80

125

ns

10

-

40

60

-

-

-

ns

NOTES:

2. Maximum limits of minimum characteristics are the values above which all devices function.

FIGURE 1. CDP1883 TIMING WAVEFORMS

See Figure 1 (Continued)

PARAMETER

(V)

CDP1883

CDP1883C

UNITS

MIN

(NOTE 1)

TYP

(NOTE 2)

MAX

MIN

(NOTE 1)

TYP

(NOTE 2)

MAX

VALID CHIP ENABLE

(A) CHIP ENABLE TO CHIP SELECT PROPAGATION DELAY

(B) MEMORY ADDRESS SETUP AND HOLD TIME

A8 - A12

CS0, CS1, CS2, CS3

CLOCK

MA0 - MA5

CS0, CS1, CS2, CS3

CE

CDP1883, CDP1883C