Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

UPB1004GS Datasheet(PDF) 7 Page - NEC

Part # UPB1004GS
Description  REFERENCE FREQUENCY 16.368 MHz, 2ND IF FREQUENCY 4.092 MHz RF/IF FREQUENCY DOWN-CONVERTER PLL FREQUENCY SYNTHESIZER IC FOR GPS RECEIVER
PDF  9 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NEC [NEC]
Direct Link  http://www.nec.com/
Logo NEC - NEC

UPB1004GS Datasheet(HTML) 7 Page - NEC

  UPB1004GS Datasheet HTML 1Page - NEC UPB1004GS Datasheet HTML 2Page - NEC UPB1004GS Datasheet HTML 3Page - NEC UPB1004GS Datasheet HTML 4Page - NEC UPB1004GS Datasheet HTML 5Page - NEC UPB1004GS Datasheet HTML 6Page - NEC UPB1004GS Datasheet HTML 7Page - NEC UPB1004GS Datasheet HTML 8Page - NEC UPB1004GS Datasheet HTML 9Page - NEC  
Zoom Inzoom in Zoom Outzoom out
 7 / 9 page
background image
Data Sheet P13860EJ3V0DS00
7
µµµµPB1005GS
PIN EXPLANATION
Pin
No.
Pin Name
Applied
Voltage
(V)
Pin
Voltage
(V)
Function and Application
Internal Equivalent Circuit
3RX-MIXout
1.68
Output pin of RF mixer.
1st IF filter must be inserted
between pin 1 & 3.
4VCC (RF-MIX)
2.7 to 3.3
Supply voltage pin of RF mixer
block. This pin must be
decoupled with capacitor
(eg. 1 000 pF).
5RF-MIXin
1.20
Input pin of RF mixer.
1 575.42 MHz band pass filter
can be inserted between pin 5
and external LNA.
6
GND (RF-MIX)
0
Ground pin RF mixer.
5
4
3
6
1stLO
-OSC
7VCC
(1stLO-OSC)
2.7 to 3.3
Supply voltage pin of differential
amplifier for 1st LO oscillator
circuit.
81stLO-OSC1
1.88
91stLO-OSC2
1.88
Pin 8 & 9 are each base pin of
differential amplifier for 1st LO
oscillator. These pins should be
equipped with LC and varactor
to oscillate on 1636.80 MHz as
VCO.
10
GND
(1stLO-OSC)
0
Ground pin of differential
amplifier for 1st LO oscillator
circuit.
7
8
9
10
RF-MIX or
Prescaler
input
VCC
11
VCC (phase
detector)
2.7 to 3.3
Supply voltage pin of phase
detector and active loop filter.
12
PD-Vout3
Pull-up
with
resistor
13
PD-Vout2
Output in
accordance
with phase
difference
14
PD-Vout1
Pull-up
with
resistor
Pins of active loop filter for
tuning voltage output.
The active transistors
configured with darlington pair
are built on chip. Pin 14 should
be pulled down with external
resistor. Pin 12 to 13 should be
equipped with external RC in
order to adjust dumping factor
and cutoff frequency. This
tuning voltage output must be
connected to varactor diode of
1st LO-OSC.
15
GND (phase
detector)
0
Ground pin of phase detector +
active loop filter.
11
15
13
12
14
PD



Html Pages

1 2 3 4 5 6 7 8 9


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com