Electronic Components Datasheet Search
  English  ▼

X  

W9812G2KB Datasheet(PDF) 10 Page - Winbond

Part # W9812G2KB
Description  1M X 4 BANKS X 32 BITS SDRAM
PDF  43 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WINBOND [Winbond]
Direct Link  http://www.winbond.com
Logo WINBOND - Winbond

W9812G2KB Datasheet(HTML) 10 Page - Winbond

Back Button W9812G2KB Datasheet HTML 6Page - Winbond W9812G2KB Datasheet HTML 7Page - Winbond W9812G2KB Datasheet HTML 8Page - Winbond W9812G2KB Datasheet HTML 9Page - Winbond W9812G2KB Datasheet HTML 10Page - Winbond W9812G2KB Datasheet HTML 11Page - Winbond W9812G2KB Datasheet HTML 12Page - Winbond W9812G2KB Datasheet HTML 13Page - Winbond W9812G2KB Datasheet HTML 14Page - Winbond Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 43 page
background image
W9812G2KB
Publication Release Date: Jun. 20, 2014
- 10 -
Revision: A01
7.11 Burst Stop Command
A Burst Stop Command may be used to terminate the existing burst operation but leave the bank open
for future Read or Write Commands to the same page of the active bank, if the burst length is full
page. Use of the Burst Stop Command during other burst length operations is illegal. The Burst Stop
Command is defined by having
RAS and CAS high with CS and WE low at the rising edge of
the clock. The data DQs go to a high impedance state after a delay, which is equal to the CAS
Latency in a burst read cycle, interrupted by Burst Stop.
7.12 Addressing Sequence of Sequential Mode
A column access is performed by increasing the address from the column address which is input to
the device. The disturb address is varied by the Burst Length as shown in Table 2.
Table 2 Address Sequence of Sequential Mode
DATA
ACCESS ADDRESS
BURST LENGTH
Data 0
n
BL = 2 (disturb address is A0)
Data 1
n + 1
No address carry from A0 to A1
Data 2
n + 2
BL = 4 (disturb addresses are A0 and A1)
Data 3
n + 3
No address carry from A1 to A2
Data 4
n + 4
Data 5
n + 5
BL = 8 (disturb addresses are A0, A1 and A2)
Data 6
n + 6
No address carry from A2 to A3
Data 7
n + 7
7.13 Addressing Sequence of Interleave Mode
A column access is started in the input column address and is performed by inverting the address bit
in the sequence shown in Table 3.
Table 3 Address Sequence of Interleave Mode
DATA
ACCESS ADDRESS
BURST LENGTH
Data 0
A8 A7 A6 A5 A4 A3 A2 A1 A0
BL = 2
Data 1
A8 A7 A6 A5 A4 A3 A2 A1
A0
Data 2
A8 A7 A6 A5 A4 A3 A2
A1 A0
BL = 4
Data 3
A8 A7 A6 A5 A4 A3 A2
A1 A0
Data 4
A8 A7 A6 A5 A4 A3
A2 A1 A0
BL = 8
Data 5
A8 A7 A6 A5 A4 A3
A2 A1 A0
Data 6
A8 A7 A6 A5 A4 A3
A2 A1 A0
Data 7
A8 A7 A6 A5 A4 A3 A2 A1 A0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com