Electronic Components Datasheet Search
  English  ▼

X  

AN3307 Datasheet(PDF) 22 Page - STMicroelectronics

Part # AN3307
Description  Guidelines for obtaining IEC 60335 Class B certification for any STM32 application
PDF  37 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

AN3307 Datasheet(HTML) 22 Page - STMicroelectronics

Back Button AN3307 Datasheet HTML 18Page - STMicroelectronics AN3307 Datasheet HTML 19Page - STMicroelectronics AN3307 Datasheet HTML 20Page - STMicroelectronics AN3307 Datasheet HTML 21Page - STMicroelectronics AN3307 Datasheet HTML 22Page - STMicroelectronics AN3307 Datasheet HTML 23Page - STMicroelectronics AN3307 Datasheet HTML 24Page - STMicroelectronics AN3307 Datasheet HTML 25Page - STMicroelectronics AN3307 Datasheet HTML 26Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 37 page
background image
Class B solution structure
AN3307
22/37
Doc ID 18186 Rev 4
measurement to be performed in the SysTick interrupt service routine. The
SysTick_Handler() interrupt service counts ticks and performs short partial transparent
RAM March C or March X checks at correct intervals (20 ms) when a flag (TimeBaseFlag) is
set to synchronize the rest of the runtime checks called from the main level. The
FailSafePOR() routine itself is described in Section 4.1.1: Fail Safe mode.
5.2
Description of startup self tests
The startup self-tests should be run during the initialization phase as the first check
performed after resetting the micro (see Figure 5). This is done by forcing the reset vector to
the address the start of the STL_StartUp() routine. The structure of the block of startup
tests structure is shown in Figure 6 and it includes the following self tests:
CPU startup test
Watchdog startup tests
Flash complete checksum test
Full RAM March C/X test
Clock startup test
Control flow check
These blocks are described in more detail further in this section.
Figure 6.
Startup self tests structure
MS18593V1
RESET
Watchdogs self-test
Switch PLL ON
Flash integrity check
RAM functional check
Clock frequency check
Control Flow check
Resume C startup
Fail Safe routine
Fail
Fail
Fail
Fail
HW Reset
CPU core self-test
Fail
Switch PLL Off



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com