Electronic Components Datasheet Search
  English  ▼

X  

PM0020 Datasheet(PDF) 37 Page - STMicroelectronics

Part # PM0020
Description  STR91xFA Flash programming manual
PDF  87 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

PM0020 Datasheet(HTML) 37 Page - STMicroelectronics

Back Button PM0020 Datasheet HTML 33Page - STMicroelectronics PM0020 Datasheet HTML 34Page - STMicroelectronics PM0020 Datasheet HTML 35Page - STMicroelectronics PM0020 Datasheet HTML 36Page - STMicroelectronics PM0020 Datasheet HTML 37Page - STMicroelectronics PM0020 Datasheet HTML 38Page - STMicroelectronics PM0020 Datasheet HTML 39Page - STMicroelectronics PM0020 Datasheet HTML 40Page - STMicroelectronics PM0020 Datasheet HTML 41Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 37 / 87 page
background image
PM00020
STR91xFA Flash memory
37/87
1.15.4
Non-boot bank base address register (FMI_NBBADR)
Address Offset: 5400 0010h
Reset value: 0000 0000h
1.15.5
FMI control register (FMI_CR)
Address Offset: 5400 0018h
Reset value: 0000 0008h
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
Reserved
NBBADDR[23:16]
rw
rw
rw
rw
rw
rw
rw
rw
15
14
13
12
11
10
9876543210
NBBADDR[15:0]
rw
rw
rw
rw
rw
rw
rw
rw
rw
rw
rw
rw
rw
rw
rw
rw
Bits 31:24
Reserved, always read as 0
Bits 23:0
NBBADDR[23:0]: Non-boot bank base address
These bits are set and cleared by software. They define the base address of the non-
boot bank. The Flash Bank address NBBADDR[23:0] is a word address and is
mapped to CPU core address A[25:2].
The Non-boot bank base address must be at a Non-boot bank size boundary.
Example (STR91xFAxx4) : at 32KB boundary for Bank1 and for Bank 0, it must be at
a 512KB boundary.
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Reserved
WWS
OMIE
BEIE
Res.
NBB EN
BBEN
Reserved
rw
rw
rw
rw
rw
rw
Bits 31:9
Reserved, always read as 0
Bit 8
WWS: Write Wait States
This bit is set and cleared by software. It defines the number of wait states in Flash
write access.
0: Flash write is active for 1 clock cycle (Recommended setting)
1: Flash write is active for 2 clock cycles (Reserved for future use)
Bit 7
OMIE: Out of Memory interrupt enable
This bit is set and cleared by software. It enables/disables the Out of Memory
interrupts.
0: Disabled
1: Enabled. An interrupt is generated when the OM bit in the FMI_SR register is set.
Bit 6
BERRIE: Flash Bank Error interrupt enable
This bit is set and cleared by software. It enables/disables Flash bank error interrupts.
0: Disabled
1: Enabled. An interrupt is generated when the B1ERR or B0ERR bit in the FMI_SR
register are set.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com