Electronic Components Datasheet Search
  English  ▼

X  

PM0068 Datasheet(PDF) 20 Page - STMicroelectronics

Part # PM0068
Description  STM32F10xxx XL-density Flash programming
PDF  31 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

PM0068 Datasheet(HTML) 20 Page - STMicroelectronics

Back Button PM0068 Datasheet HTML 16Page - STMicroelectronics PM0068 Datasheet HTML 17Page - STMicroelectronics PM0068 Datasheet HTML 18Page - STMicroelectronics PM0068 Datasheet HTML 19Page - STMicroelectronics PM0068 Datasheet HTML 20Page - STMicroelectronics PM0068 Datasheet HTML 21Page - STMicroelectronics PM0068 Datasheet HTML 22Page - STMicroelectronics PM0068 Datasheet HTML 23Page - STMicroelectronics PM0068 Datasheet HTML 24Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 31 page
background image
Register descriptions
PM0068
20/31
Doc ID 17100 Rev 2
3
Register descriptions
In this section, the following abbreviations are used:
Note:
The Flash memory registers have to be accessed by 32-bit words (half-word and byte
accesses are not allowed).
3.1
Flash access control register (FLASH_ACR)
Address offset: 0x00
Reset value: 0x0000 0030
Table 6.
Abbreviations
Abbreviation
Meaning
read/write (rw)
Software can read from and write to these bits.
read-only (r)
Software can only read these bits.
write-only (w)
Software can only write to this bit. Reading the bit returns the reset
value.
read/clear (rc_w0)
Software can read as well as clear this bit by writing ‘0’. Writing ‘1’ has
no effect on the bit value.
read/set (rs)
Software can read as well as set this bit. Writing ‘0’ has no effect on
the bit value.
Reserved (Res.)
Reserved bit, must be kept at reset value.
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
Reserved
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Reserved
PRFT
BS
PRFT
BE
HLF
CYA
LATENCY
rrw
rw
rw
rw
rw
Bits 31:6 Reserved, must be kept cleared.
Bit 5 PRFTBS: Prefetch buffer status
This bit provides the status of the prefetch buffer.
0: Prefetch buffer is disabled
1: Prefetch buffer is enabled
Bit 4 PRFTBE: Prefetch buffer enable
0: Prefetch is disabled
1: Prefetch is enabled
Bit 3 HLFCYA: Flash half cycle access enable
0: Half cycle is disabled
1: Half cycle is enabled



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com