| Electronic Components Datasheet Search |
|
UPD75004 Datasheet(PDF) 47 Page - NEC |
|
|
|||||||||||||||||||||||||||||
UPD75004 Datasheet(HTML) 47 Page - NEC |
|
47 / 66 page ![]() µPD75004, 75006, 75008 47 SERIAL TRANSFER OPERATION Two-Line and Three-Line Serial I/O Modes (SCK: internal clock output): Parameter Symbol Conditions MIN. TYP. MAX. Unit SCK Cycle Time tKCY1 VDD = 4.5 to 6.0 V 1600 ns 3800 ns SCK High-, Low-Level tKL1 VDD = 4.5 to 6.0 V tKCY1/2-50 ns Widths tKH1 tKCY1/2-150 ns SI Set-Up Time (vs. SCK ↑) tSIK1 150 ns SI Hold Time (vs. SCK ↑ )tKSI1 400 ns SCK ↓→ SO Output tKSO1 R = 1 k Ω,VDD = 4.5 to 6.0 V 0 250 ns Delay Time C = 100 pF* 0 1000 ns TWO-LINE AND THREE-LINE SERIAL I/O MODES (SCK: external clock input): Parameter Symbol Conditions MIN. TYP. MAX. Unit SCK Cycle Time tKCY2 VDD = 4.5 to 6.0 V 800 ns 3200 ns SCK High-, Low-Level tKL2 VDD = 4.5 to 6.0 V 400 ns Widths tKH2 1600 ns SI Set-Up Time (vs. SCK ↑) tSIK2 100 ns SI Hold Time (vs. SCK ↑)tKSI2 400 ns SCK ↓→ SO Output tKSO2 R = 1 k Ω, C = 100 pF* VDD = 4.5 to 6.0 V 0 300 ns Delay Time 0 1000 ns *: R and C are load resistance and load capacitance of the SO output line. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |